• Locked Locked
  • Replies 3 replies
  • Subscribers 63 subscribers
  • Views 689 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Iout Cal Gain values in AC701 evaluation board power supply sequencer configuration programming project file

sudha mani
Prodigy 30 points

In our custom board we are using the same power supply design which is on AC701 evaluation board. As the power supply sequencers data flash need to be programmed, i am using the respective xml files downloaded from the AR#57452 to program the sequencers in our customer board through TI USB-GPIO EVM.

Iout Cal Gain=(voltage at the current sense pins/sensed current)=Rsense×Gain of the instrumentation amplifier.

for MGTAVTT rail; Iout Cal Gain=0.005×268.4=1342mΩ.

for MGTAVCC rail; Iout Cal Gain=0.005×134.3=671.5mΩ.

Why Iout Cal gain for MGTAVTT and MGTAVCC rails are given as 1428mΩ and 690 mΩ respectively in the project file, as the theoretical values are 1342mΩ and 671.5mΩ. Any response will be appreciated.

Regards,

Sudhamani

  • TI__Genius 9845 points
    Please calibrate your board according to real-world values.
  • in reply to Zhiyuan Hu
    Prodigy 30 points

    Hi Zhiyuan Hu

    As the Board is under fab, I can't calibrate now. I am just wondering why the project file is having near by values, instead of accurate theoretical values. Is there any particular reason for doing so (like accuracy related issue or Fusion GUI could not be able to set to accurate theoretical value)? As accuracy of the monitored current values depends on the Iout Cal Gain, How can I make sure that the project file will give proper current readings?If not what are the modifications should I do?

    Regards,

    Sudhamani

  • in reply to sudha mani
    TI__Genius 9845 points

    You need to ask Xilinx to find out the exact reason. I think it is because the actual resistor value is different from the ideal value, so the Xilinx engineer calibrated the setting later.

    I suggest you put in the ideal values at the beginning. If you find the current reading is not accurate, calibrate the setting.