Could you review the attached schematic?
Please note U29 is a placeholder for now.
- I understand VCC and EN cannot be tied together
As for U53, VCC is expected to come up before EN as VCC_1V8_FPGA will go thru additional regulator.
What would be the best way to implement U29?
Use a cap to EN?
Thanks,
Andrew
