For a reason, after changing DDR3 device (from A to B) on the board, signal integrity issue (timing out of spec) happened.
(With the new DDR3 device, software leveling was done and applied.)
The system uses single DDR3 device interfaced with AM3354.
Do you have any idea how to solve the SI timing issue, in this case?
Thanks and regards,
Hayden