Part Number: ADS58J63
I see that in Page 80h, register address 53h, bit 7 - it says enable "Divide by 2" for proper operation of ADS58J63.
Does it mean that I have to supply 1GHz clock to operate ADC at 500MSPS? Please clarify.
The datasheet specification for the clock input range is 250MHz to 500MHz. (page 5 of the datasheet)
Also, as an example, if you look at the ADS58j63 EVM User's Guide, section 2.31,
It mentioned the LMK04828 on step 4 generating 491.52MHz of clock to the ADC. The ADC is operating in mode 0 with decimation by 2. Therefore, the output rate of the data converter after decimation is 250MSPS. I believe the divide by 2 clock divider option is necessary to generate the internal clocks needed for the decimation logic.
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.