The SLOW_CLK_IN on the PAN1325 module is labeled as Fail Safe. Does this mean that I do NOT hve to provide a clock? That would be the implication ....
Also, would the LDO 1.8V output supply enough current to run the VDD_IO? I see no real information regarding this option. I have been relying on the PAN1315 app sheet which seems a bit more complete but am not sure if I should trust it. Is there a more complete data sheet for the PAN1325 that gives full AC/DC specs and more information of OPTIONS, etc.?
Thanks for your help,
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.