In Data Sheet there are no timing diagram and definition of pins for FSK SPI mode. How many bits is transferred on SPI to get to the field FSK_DEV_SEL[4:2] of the register R34? What format of transfer?
Thanks
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
In Data Sheet there are no timing diagram and definition of pins for FSK SPI mode. How many bits is transferred on SPI to get to the field FSK_DEV_SEL[4:2] of the register R34? What format of transfer?
Thanks
Hi Noel
Thank You, but what format of transfer 24 bits for FSK-SPI? Is it Figure 19 with sequence of bits: RW=0, ADDR_REG34=010_0010, REG34=xxxx_xxxx_xxxS_SSxx (where SSS=FSK_DEV_SEL[4:2])?
What definition of pins - FSK_DV/I2S_CLK(pin 4)=SPI_CLK, FSK_D1/I2S_DATA(pin 6)=SPI_MOSI (DATA), FSK_D0/I2S_FS(pin 7)=SPI_SS# (LE)?
What format of transfer for FSK-SPI-FAST?
Hi Alex,
your described SPI programming format is correct, and it is correct for all registers. So for FSK SPI FAST mode, the same format applies.
Pin 4 to pin 7 is the hardware interface for FSK pin mode or FSK I2S mode, it is independent to uWire interface. All registers programming must go through uWire interface (pin 11 to 13).