This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

  • TI Thinks Resolved

AWR1243: AWR1243

Intellectual 430 points

Replies: 11

Views: 506

Part Number: AWR1243

Hello

I am designed a cascaded radar with 2 AWR1243 (one is Master and other is Slave). Each AWR1243 is powered by 4 LDO and the PMIC not used.

The pins that are connected to 60-pin connector are:LVDSs (Data[0-3], CLK, Frame CLK, Valid), SPIs( CS, MISO, MOSI, CLK), Host INTR(p6), NRST_MCU and NERR_OUT(N8) and there is no other connection to outside in the cascaded AWR1243.

I want to design an Capture card like DCA1000EVM Kit.
Are the connected pins sufficient for proper radar functionality?

For digital frame synchronization, I got an output from SYNC_OUT(P11) and gave it to SYNC_IN pins( N10) on both of Master and Slave with equal length.In DCA1000EVM Kit, SYNC_IN pin of AWR1243boost is connected through DMM_MUX_CTL.Duo to synchronization done, Is it necessary to connect SYNC_IN to Capture card? or is it necessary to connect SYNC_OUT to Capture card?

Pins of MCU_CLKOUT(N9) and WARM_RESET(N12) of AWR1243boost are not connected to DCA1000EVM. Does not create disrupting in programming and functionality of cascaded AWR1243 without connecting of these pins?

Thanks

   

  • Hi Tom,

    At this time, we do not have a reference design for cascaded systems, so we may not be able to assist you fully with your design.
    You could however refer to the AWR1243 Cascade Application Note (www.ti.com/lit/an/swra574a/swra574a.pdf)

    There may be several design changes needed once our official reference design is published and we would highly recommend waiting for this before designing your own system.

    The DCA1000 EVM is not designed for multi-device capture, and is only designed for a single device capture use case.

    The digital SYNC_OUT signal is normally provided by the master to the slave devices for frame triggerring. Connecting the SYNC_OUT signal to the capture card would allow you to also trigger the master device externally, but for now only the former mode (master controlling SYNC_OUT) is supported. In addition, you would also need to connect the FM_CW_SYNCOUT to the FM_CW_SYNCIN of the slaves.

    MCU_CLKOUT and WARM_RESET need not normally be connected to the external capture card. They should not affect the functionality of a cascaded AWR1243.

    Please note also that only the AWR1243P supports cascade and the AWR1243 will not support cascading.

    Best Regards,
    Anand
  • In reply to Anand Gadiyar:

    Hi Anand

    Thanks for your attention.

    1-When will your cascaded system be publised?

    2-So you confirm that, it is not necessary connect SYNC_IN (N10) and SYNC_OUT(P11) to capture card, and only needed got an output from SYNC_OUT(P11) of Master and gave it to SYNC_IN pins( N10) on both of Master and Slave with equal length?

    3- AWR1243p?? about AWR1243p it is not mention in datasheet (SWRS188 –MAY 2017) and document cascading (SWRA574–October 2017)

    The part number that we bought is X1243BIGABL. Does this part number support cascading?

  • In reply to tom daglas:

    Hi Tom,

    1. I'm afraid a release date for the reference design is not available at the moment.

    2. Yes, connecting SYNC_IN and SYNC_OUT to the capture card is not required. Connecting SYNC_OUT of the master to the SYNC_IN of all devices with length matching should be done.

    3. Please refer to the current version of the AWR1243 (www.ti.com/lit/ds/symlink/awr1243.pdf ) for information on the AWR1243P.

    The X1243BIGABL does not support cascading. You will need to order the XA1243FPBGABL instead.

    Best Regards,
    Anand
  • In reply to Anand Gadiyar:

    Thank you for the response. I have another question that is your datasheet reliable? because we have bought the X1243BIGABL based on the datasheet (SWRS188 –MAY 2017, page 4)  that is attached, in which you mentioned the IC supports cascading but in 2018 version (oct.10,2018) is said the ic does not. So, what should we do now? swrs188.pdf

  • In reply to tom daglas:

    Hello

    Do you answer my question??

  • In reply to tom daglas:

    Hi Tom,

    We are still checking - I will try and get back to you on this soon.

    Currently, we can only support Cascading with the AWR1243P.

    Best Regards,
    Anand
  • In reply to Anand Gadiyar:

    Hi Anand

    Thanks. I am waiting for your answer

    Best Regard

  • In reply to Cesar:

    Thanks
  • In reply to Anand Gadiyar:

    Hi Anand ,

    we're going to desgin a cascade system with two XA1243FPBGABL .

    Quenstion about connectivity with "AWR1243 Cascade Application Note" :

    01、20GHz LO Sync Pins Connectivity : ti recommended 2 conbinations of pins to be used ,however as i know the DFP firmware(v1.2.0) currently only support FM_CW_SYNCIN1 input in cascade mode and for the purpose of easy layout we'd like to connect Master FM_CW_SYNCOUT[D1] to Slave FM_CW_SYNCIN2[D15] and feed back to Master FM_CW_SYNCIN1[B1] . is that ok ?

    02、In this cascade system , can we directly connect SYNC_OUT[P11]/SYNC_IN[N10] and OSC_CLKOUT[A14]/CLKP[E14] without buffer ?

    03、3 Transmitters can simultaneously be deployed in AWR1243P device with 1V / LDO bypass and PA LDO disable mode. In this case the peak 1V supply current goes up to 2500 mA.Do you have some power solutioins for this case ?

    Best Regards,
    Simon

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.