Part Number: AWR1243
I am designed a cascaded radar with 2 AWR1243 (one is Master and other is Slave). Each AWR1243 is powered by 4 LDO and the PMIC not used.
The pins that are connected to 60-pin connector are:LVDSs (Data[0-3], CLK, Frame CLK, Valid), SPIs( CS, MISO, MOSI, CLK), Host INTR(p6), NRST_MCU and NERR_OUT(N8) and there is no other connection to outside in the cascaded AWR1243.
I want to design an Capture card like DCA1000EVM Kit.Are the connected pins sufficient for proper radar functionality?
For digital frame synchronization, I got an output from SYNC_OUT(P11) and gave it to SYNC_IN pins( N10) on both of Master and Slave with equal length.In DCA1000EVM Kit, SYNC_IN pin of AWR1243boost is connected through DMM_MUX_CTL.Duo to synchronization done, Is it necessary to connect SYNC_IN to Capture card? or is it necessary to connect SYNC_OUT to Capture card?
Pins of MCU_CLKOUT(N9) and WARM_RESET(N12) of AWR1243boost are not connected to DCA1000EVM. Does not create disrupting in programming and functionality of cascaded AWR1243 without connecting of these pins?
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Anand Gadiyar:
Thanks for your attention.
1-When will your cascaded system be publised?
2-So you confirm that, it is not necessary connect SYNC_IN (N10) and SYNC_OUT(P11) to capture card, and only needed got an output from SYNC_OUT(P11) of Master and gave it to SYNC_IN pins( N10) on both of Master and Slave with equal length?
3- AWR1243p?? about AWR1243p it is not mention in datasheet (SWRS188 –MAY 2017) and document cascading (SWRA574–October 2017)
The part number that we bought is X1243BIGABL. Does this part number support cascading?
In reply to tom daglas:
Thank you for the response. I have another question that is your datasheet reliable? because we have bought the X1243BIGABL based on the datasheet (SWRS188 –MAY 2017, page 4) that is attached, in which you mentioned the IC supports cascading but in 2018 version (oct.10,2018) is said the ic does not. So, what should we do now? swrs188.pdf
Do you answer my question??
Thanks. I am waiting for your answer
In reply to Cesar:
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.