• State TI Thinks Resolved
  • Locked Locked
  • Replies 7 replies
  • Answers 1 answer
  • Subscribers 31 subscribers
  • Views 378 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

AWR1243: AWR1243P cascade system

AWR1243: AW1243P cascade

user6068621
Prodigy 55 points
Part Number: AWR1243

Hi ,
I have a cascade board with 2 AWR1243P devices (ES3.0, using DFP 1.2).
First step, i only config the master chip, when I use the configration txt in the DFP packet, only change cascade mode to master, and intfSel to CSI2, there is no csi2 clock and csi2 data out of the master , but i got the 40M signal and synchronous signal . And if i change the cascade mode to single , everything is correct .

Could you give me some advice? Thank you very much.

Wenhao

  • 0
    TI__Guru 58035 points

    Hello Wenhao,

    Do you also configure the chirps and start the framing before you observe the CSI lines?

    Regards,

    Vivek

  • 0 in reply to Vivek Dham
    Prodigy 55 points

    Hi Vivek：

    Yes, i did both the configurations as you said above, and the software configuration process is also the same as that described in 5.22.2 Cascade Mode Device section in interface_control.pdf.

    By the way, there is also no monitor report when I configure chip to master mode.

    Looking forward to your reply.

    Wenhao

  • 0 in reply to user6068621
    TI__Guru 58035 points

    Hello Wenhao,

    Can you share your board schematics and the list of APIs (with values) you are sending to the master device? Also can you confirm if you are using the master device in SW triggered mode?

    Regards,

    Vivek

  • 0 in reply to Vivek Dham
    Prodigy 55 points

    Hi Vivek：

    A good news is the csi2 problem has resolved，it is our mistake that a Pull-up resister not soldered which caused the sync signal not send back to master chip in SW triggered mode,and we use HW triggered mode instead now.

    Unfortunately,there is still no monitor report.we are still working on it.

    The configuration details is same as that in demo, except cascading to master and intfsel to Csi2,and sorry that  I have not a ready-made hardware schematic now,if it is necessary,i  could provide it to you later.

    Thank you very much.

    Wenhao

  • 0 in reply to user6068621
    TI__Guru 58035 points

    Hello Wenhao,

    The sample application does not enable the monitors. You would have to issue APIs to enable the monitors you wish to use. The Interface control document provides the details of the APIs.

    Regards,

    Vivek 

  • 0 in reply to Vivek Dham
    Prodigy 55 points

    Hi Vivek,

    I got a problem with the "AWR_CALI_MON_TIME_UNIT_CONF_SB", what the value should be configured for NUM_OF_CASCADED_DEV and DEVICE_ID in cascade mode? Is it same between master chip and all slave chips？There is no description in PDF.

    Waiting for your replay.

    Wenhao

  • 0 in reply to Vivek Dham
    Prodigy 55 points

    Hi Vivek,

    I still have a question need your help as described above.

    Thank you very much.

    Wenhao