Part Number: AWR1843
TRM has following description188.8.131.52 EDMA_TPTC Configuration
Table 12-17 provides the configuration of the individual EDMA transfer controllers present on the device.The DBS for each transfer controller is configurable using the EDMA_TPTCn_TCCFG register in the EDMA_TPTC modules.And the Table 12-17. "EDMA Transfer Controller Configurations" also mentions DBS is configurable.But I don't find any register for configure DBS.
Could you tell me which register is configured for DBS ?Also, Could you tell me the address and specification of that register?
We need to check with design team and get back to you
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
For EDMA, we recommend to use the default reset value of DBS i.e. 64 bytes
In case if you want to change it, may we know your use case?
In reply to Ishita Kochar:
Table 12-16 "Read/Write Command Optimization Rules" mentions ACNT <= DBS is one condition of the Optimization Rules.so, I understand that a larger DBS allows for optimized transfer of larger data.Therefore I want to set DBS to 128 bytes.
In reply to user4810817:
May I know the ACNT value that you're using for transfer?
If you refer to the TRM document, ACNT <= DBS would be a condition for optimization only if a 2D-transfer is organized as a single transfer (i.e. continuous memory locations). The DBS size doesn't matter much in this case.You can just ensure that your ACNT value is less than or equal to 64 bytes. This would also lead to an optimized transfer.
I hope I was able to answer to your query.
Hi,I want to use ACNT Value more than 64 bytes.
For example,such as followingBecause the number of commands issued to the Read/Write controller changes,I understand that throughput will be affected by DBS setting.The pseudo code:1.DBS = 64,ACNT = 128, BCNT = 1023 Read Controller/Write Controller Cmd0 = 64bytes Cmd1 = 64bytes ... Cmd2045 = 64bytes
2.DBS = 128,ACNT = 128, BCNT = 1023 Read Controller/Write Controller Cmd0 = 128bytes Cmd1 = 128bytes ... Cmd1022 = 128bytes
So,could you tell me which register is configured for DBS ?
I think there is an error in the TRM regarding this, thanks for pointing it out.
We only support a fixed value of 64 bytes for DBS. You can only change your ACNT, BCNT values to optimize transfer.
I just wanted to confirm that you're not confusing burst size (DBS) with bus width. The throughput would be affected by the bus width and not the burst size (DBS).
The Bus matrix is of size 128 bits or 16 bytes. So maximum 16 bytes can be transferred per cycle and it would take 4 cycles to transfer 64 bytes (burst). If there is no other master who is requesting access to the same slave, the next burst would start immediately. Burst basically denotes the number of bytes(in cycles) that would be sent back to back.
Burst size helps when there are multiple masters and a particular master shall be given more bandwidth as compared to other master to access a particular slave. The bus would not be released to other master until the complete burst is transferred. But in a non-arbitration mode(which means only one master), there shall be no or minimal impact between 64bytes and 128 bytes DBS.
So I would want to know
1. If you're using multiple masters, and
2. What kind of transfer are you performing on the EDMA? This is just to understand the case where you're facing insufficient bandwidth.
Thank you for the information.
I have a deeper understanding of the DBS and buswidth.
>1. If you're using multiple masters, andI use TPCC0 and TPCC1.TPCC0:assign ch0 to TC0, ch1 to TC1TPCC1:assign ch0 to TC2
>2. What kind of transfer are you performing on the EDMA? I use TC0 for block move transfer of kBytes data.After TC0 transfer is complete,I use TC1 and TC2 in parallel for data sort transfer and block move transfer of kBytes data.Is there impact between 64bytes and 128 bytes DBS by my usage?
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.