TS3A5018: I2S Interface
Part Number: TS3A5018
We connect TCAM_MDC to FPGA_MDC, and also have switch signal about both TCAM_MDC and JER_MCD pins.
and found larger cross-talk from FPGA_MDC to TCA_MDC. How to minimize the cross-talk? Do you have any suggestions.
here are schematic, layout and waveform for your reference.
The ringing on the clock signal is significant on the undershoot. The voltage is outside the recommended operating conditions of the TS3A5018 datasheet of 0V and even outside of the absolute maximum ratings of -0.5 V. You will need reduce the ringing of the clock signal to be closer within the recommended operating conditions of the datasheet.
Common techniques to reduce clock ringing are to have proper termination where the source impedance matches the termination impedance, adding RC filter, reducing the slew rate of the clock signal, or reduce the trace length.
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.