• State TI Thinks Resolved
  • Locked Locked
  • Replies 5 replies
  • Answers 2 answers
  • Subscribers 17 subscribers
  • Views 568 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TS5A3159: TS5A3159

Doruk Yelbasi
Prodigy 180 points
Part Number: TS5A3159
Other Parts Discussed in Thread: SN74LVC1G3157,

Dear Sir / Madam,

I am using hyperlynx for signal integrity simulations. I tried to use ibis file of TS5A3159 and get following errors.

* Warning : at line 108 in file ts5a3159.ibs : Only the first combination from the [Series Switch Group] will be used. 

* Error : at line 117 in file ts5a3159.ibs : Component TS5A3159_DBV has dublicate series pin mapping entries.

* Error : at line 119 in file ts5a3159.ibs : Component TS5A3159_DBV has dublicate series pin mapping entries.

* Parse failed on file ts5a3159.ibs.

Could you please to support me to fix these problems ?

Thanks in advance.

  • 0
    TI__Mastermind 45340 points

    Doruk,

    I have sent this information over to the modeling team who should respond to this thread in a couple of days.  

    In the meantime what are you wanting to know about the performance of this device?  What are you connecting to the switch in your system and what are your concerns with the performance?

    You can also build a simple RC lowpass filter model using the Ron onstate  resistance and Con on state capacitance.

    Thank you,

    Adam

  • 0 in reply to Adam Torma
    Prodigy 180 points

    Dear Adam,

    Thank you for your reply. I will switch two clock sources whose frequencies are 40 MHz. I was going to observe the signal quality in the receiver side.

    Best Regards,

  • 0 in reply to Doruk Yelbasi
    TI__Mastermind 45340 points
    Doruk,

    We typically recommend selecting a switch with bandwidth that is 3 x the clock frequency. for 40MHz clock you might want to select a device with bandwidth >120MHz so your system has some margin.

    There are other device with higher bandwidth and models available if you wanted to try the SN74LVC1G3157 while you wait for a response from the modeling team.

    Thank you,
    Adam
  • 0 in reply to Adam Torma
    Prodigy 180 points

    Dear Adam,

    My rise time is about 2.5 ns, so 140 MHz bandwidth would cover the signal better, therefore you are right. Thank you.  

    Actually i am already using -ep version of this product in my design, therefore i find it easy to go on with the same device for clock source switching. I hope 100 MHz bandwidth of TS5A3159-EP will do the job. If it will not, i will probably fix the clock source, because switching of clock sources is an optional property that does not worth for searching a new IC. 

    Best Regards,

    Doruk.

  • 0
    TI__Genius 12580 points
    Hi Doruk,
    This error is a result of the tool, not the model.
    Please contact Mentor Graphics concerning a work-around for this known issue.
    Regards,
    David Larkin
    CAE-Modeling