This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
TS5MP646: How many TS5MP646 can be used as serial? What happens when you cascade signal switches
Part Number: TS5MP646
Can I used two TS5MP646 cascade(serial) for C-PHY v1.0 (2.5Gsps) application? Why? Or what is necessary to be cared?
The TS5MP646 is designed to facilitate multiple MIPI compliant devices to connect to a single CSI/DSI, C-PHY/D-PHY module
The use of TS5MP646 as serial configuration has been explained on E2E in the following thread:
Please let me know if you have any further questions.
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Saminah C:
Thanks for your answer.
I want to use the two TS5MP646 cascaded for C-PHY application. Is that OK?
What design issues do I need to care for C-PHY application? e.g. bandwidth vs clock/data rate, etc.
In reply to Freeman Shih:
You can use two TS5MP646 cascaded for C-PHY application, However it depends on how sensitive your transmitter and receiver are in the signal path and the data rate or bandwidth your signal chain will need to support.
Also, each switch you place in serial will add these parasitic values to your signal path so you have to take them into consideration. See details at this e2e thread.
Having two TS5MP646 devices cascaded you have 2x the insertion loss (~-0.5 dB to ~1.0dB) and decreases bandwidth from ~4GHz to ~2GHz.
Thanks for your answers.
1. Our application is C-PHY v1.0 (2.5Gsps). Is there enough design margins for the insertion loss ~1dB and bandwidth ~2GHz of the two cascaded TS5MP646 devices in our application? i.e. is there enough margins to compensate for camera module FPC loss and PCB layout losses?
2. In "TS5MP645: What's the maximum datarate and video resolution supported?", TI Adam recommended the signal switch per channel bandwidth to be ~1.5 times the per channel data rate. i.e. 3 times clock rate, right? Is this the thumb of rule applicable to both of C-PHY and D-PHY? i.e. for C-PHY v1.0 (2.5Gsps) and D-PHY v1.2 (2.5Gbps), the recommended bandwidth is 1.25GHz * 3 =3.75GHz, right?
3. The simulation result you referred "TS5MP646: How many TS5MP646 can be used as serial? What happens when you cascade signal switches" is only applied for D-PHY or also for C-PHY? D-PHY signals are differential pairs and C-PHY signals are single ended.
4. In TS5MP646 datasheet, there is only measured insertion loss and bandwidth data. Can this data be applied for C-PHY? Or C-PHY is worse?
5. In TS5MP646 datasheet, minimum insertion loss is 0.65dB, typical differential bandwidth is 3GHz. Are these two data also applied for C-PHY?
6. In TS5MP646 datasheet, minimum insertion loss is 0.65dB, typical differential bandwidth is 3GHz. For our two cascaded TS5MP646 devices application, total insertion loss may be more than 1.3dB and total bandwidth may be less than 1.5GHz, right?
1: It depends on how sensitive your transmitter and receiver are in the signal path, what is the quality of the receiver As I mentioned earlier, having two TS5MP646 devices cascaded you have 2x the insertion loss (~-0.5 dB to ~1.0dB) and decreases bandwidth from ~4GHz to ~2GHz. (1.9 GHz in worst case)
2: Yes, It is recommended to select a switch with bandwidth that is 3x the signal frequency
No. 3, 4 and 5 apply to both C-PHY and D-PHY
6: Best way to check is by using the TS5MP646 S-Parameter Model with your application and see how much margin you get when you cascade 2 switches in series.
1. From TS5MP646 datasheet, minimum Differential Bandwidth is 2.7GHz. In best case scenario (without any losses), we will get a bandwidth of 1.35GHz for two cascaded TS5MP646, right? And this is worse than the one 1.9GHz you said.
2. How can I use the TS5MP646 S-Parameter Model with our application and see how much margin we get when we cascade 2 switches in series? Can you provide some documents and tools for me to reference?
1. The bandwidth decreases by Square root of 2, not by half when you add two parts in series. It will be around 1.9GHz if you are looking at min differential bandwidth of 2.7GHz.
I referred to 1.9GHz (worst case) when you are looking at typical bandwidth of 2.7GHz.
2. The s-parameter model for this part is in the general Sxy format. You should be able to open up the file and import the appropriate data values using Matlab, ADS, Cadence etc. There a presentation with port order when you unzip the downloaded model file from ti.com.
In the post you reference above how do I calculate the data rate of cascaded switches based on the usable bandwidth?
Thank you, Adam
In reply to Adam Torma:
Please see my comments below:
Please let me know if you have any questions.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.