This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Part Number: DS90C189-Q1EVM
Tool/software: TINA-TI or Spice Models
The original 24bit RGB LCD screen can be used normally with a resolution of 640*480. Now I want to transfer to a 1280*1024 LVDS LCD screen through the DS90C189-Q1EVM evaluation board. But the LCD does not recognize any signals. I want to know if TI can use this evaluation board to implement the above functions in principle.The RGB signal is generated from the STM32H7x3I-EVAL board. The pins of the input DS90C189-Q1EVM evaluation board are as follows:
The order of the signals is MSB:
The LVDS LCD screen is dual 8PIN, and the pin connection is as follows:
The clock generated on the RGB side is 25 MHz. Is there any problem with this connection or is there any problem with the data and clock generated by the RGB signal? Please give me help, thanks!
We will look into this and get back to you
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Charley Cai:
sorry we have no STM32H7x3I-EVAL board, and can't duplicate your issue. BUT, DS90C189 is one single bridge to convert the parallel video data to OpenLDI output. pls make sure that the input parallel data is correctly mapped to C189's input pins, you can c189 d/s page16/17/18 on the mapping between C189's input pins and RGB order, also you can get how the C189's input signal is mapped to OpenLDI output ports. (http://www.ti.com/lit/ds/symlink/ds90c189-q1.pdf)
If the connection is right, and you need debug the issue, you can check whether input signal is correct? whether C189 has LVDS clock output?
In reply to Junqiang Shi:
Thanks,Junqiang.The problem may be driven rather than signal conversion.
In reply to user3938388:
if you concern the driven, you can measure the signal electrical spec. in your board and check whether it can meet the receiver device's request based on d/s. generally both LVCMOS and LVDS are very standard I/f, if your layout is accepted, the driven should no have problem. but anyway, to be responsible for the board, you need test the signals pls. This also can narrow down the root cause.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.