

**We recommend selecting 'Landscape' orientation to print this page.
In some browsers, the tables and images may get cut off when printing in 'Portrait' mode.**

Design Summary


Design Name: **TPS54060_36V_3.3V0.5A**

Design ID: **25088** Created By User: **Kazuaki Ohshita**

Creation Date: **29 Nov 2008** Design Type: **PowerSupply**

Local Time: **03:56 PM**

Schematic



Phase margin for this design is lower than the minimum recommended value! Minimum recommended value for this design is = 50 Degrees. Low Phase Warning!

Analysis

Analysis - Main

Parameter	User Input Minimum	User Input Nominal	User Input Maximum	Default Input Minimum	Default Input Nominal	Default Input Maximum	Calculated Minimum	Calculated Nominal	Calculated Maximum	Units
Input Voltage	4.50	-	36.00	-	-	-	-	-	-	Volts
Input Ripple	-	-	-	-	-	720	-	-	63	mVp-p
UVLO(Start)	-	-	-	-	-	-	-	4.72	-	Volts
UVLO(Stop)	-	-	-	-	-	-	-	3.71	-	Volts
Switching Frequency	-	-	-	-	570	-	-	-	-	KHz
Slow Start	-	-	-	-	6	-	-	-	-	ms
Estimated PCB Area	-	-	-	-	-	-	-	154	-	mm ²
Max Component Height	-	-	-	-	-	25	-	-	2	mm


Analysis - Output1

Parameter	User Input Minimum	User Input Nominal	User Input Maximum	Default Input Minimum	Default Input Nominal	Default Input Maximum	Calculated Minimum	Calculated Nominal	Calculated Maximum	Units
Output Voltage	-	3.300	-	-	-	-	3.277	-	3.447	Volts
Output Ripple	-	-	-	-	-	66	-	-	8	mVp-p
Output Current	-	-	0.500	0.100	-	-	-	-	-	Amps
Inductor Peak to Peak Current	-	-	-	-	-	-	0.059	-	0.345	Amps
Current Limit Threshold	-	-	-	-	2.7	-	-	-	-	Amps
Gain Margin	-	-	-	-10	-	-	-	-29	-	dB
Phase Margin	-	-	-	60	-	-	-	43	-	Deg.
Upper FET RDSon	-	-	-	-	-	-	206	-	269	mOhms
Duty Cycle	-	-	-	-	-	-	10.4	-	79.3	%
On Time Min(switch)	-	-	-	-	-	-	148.9	-	1795.4	ns
Cross Over Frequency	-	-	-	-	-	-	-	20	-	KHz

Loop Response

LoopResponse - Output1

Switching Freq Cross Over Freq Dominant Pole Freq ESR Zero Freq Gain Margin Phase Margin
570Khz **20Khz** **1.5Khz** **818.2Khz** **-29 dB** **43 Deg.**



Scale Up


Scale Down

This graph was generated using the following conditions: Nominal Switching Freq, Minimum Vin, Maximum Load, and Maximum Capacitor ESR. To customize conditions use the "What If Analysis" form

☐ Open Loop Error Amplifier Gain	☒ Power Stage Gain	☒ Total Gain
☒ Compensated Error Amplifier Gain	☐ Power Stage	☒ Total
☐ Compensated Error Amplifier	Phase	Phase
Phase		

Efficiency

Efficiency - Output1



☒ Efficiency For Vin Max ☒ Efficiency For Vin Min ☒ Show Point Labels

Stress

Device	Rated Voltage	Calculated Voltage	Rated Current (RMS)	Calculated Current (RMS)	Error Message	Power	Calculated Max Temp
C9 (High Freq. Input Cap)	50V	36.2V	3A	0.25A		319uW	-
C2 (Bulk Output Cap)	6.3V	3.32V	2A	100mA		119uW	-
L1 (Output Inductor)	-	-	0.92A	0.51A		42mW	-
D1 (Catch Diode)	80V	36.2V	1.65A	0.45A		44mW	32°C
U1 (Converter)	65V	36.2V	4A	0.45A		580mW	56°C

Each loss in this view is the worst case calculation for the individual component. The conditions that cause the worst case loss will not all occur at the same time for all components. Therefore adding up the individual worst cases losses to get a total loss of the system is not realistic.

Max Junction Temperature is calculated using Ambient Temperature 25°C along with the resistance (junction to ambient) specified by the manufacturer, with their standards for board layout.

It is recommended that the user review the specifications given by the FET manufacturer for their board layout standards.


Using a low cost PCB with minimal copper will have a great impact on heat dissipation and could lead to much higher junction temperatures.

Calculated Voltage does not take into account spike voltages caused by various parasitic inductances and capacitances that are factors of board layout

Bill Of Materials

Name	Quantity	Part Number	Description	Manufacturer	Package	Area(mm ²)	Height(mm)
C2	1	C3216X5R0J226M	Capacitor, Ceramic, 22uF, 6.3V, 20%	TDK	C3216 1206	7	1
C3	1	Standard	Capacitor, Ceramic, 0.1uF, 16V, 10%	Standard	0603	2	1
C5	1	Standard	Capacitor, Ceramic, 0.015uF, 6.3V, 0%	Standard	0603	2	1
C6	1	Standard	Capacitor, Ceramic, 8200pF, 10V, 0%	Standard	0603	2	1
C7	1	Standard	Capacitor, Ceramic, 12pF, 10V, 0%	Standard	0603	2	1
C9	1	GRM32ER71H475KA88L	Capacitor, Ceramic, 4.7uF, 50V, 10%	muRata	GRM32E 1210	10	2
D1	1	ZXSDS2M832	Diode, Schottky, 80V, 1.65A	Zetex	MLP832	6	1
L1	1	744043220	Inductor, 22uH, 0.92A, 160mΩ	Würth Electronics	MH	23	2
R1	1	Standard	Resistor, SurfaceMount, 31.6KΩ, 100mW, 1%	Standard	0603	2	1
R2	1	Standard	Resistor, SurfaceMount, 10KΩ, 100mW, 1%	Standard	0603	2	1
R3	1	Standard	Resistor, SurfaceMount, 21.5KΩ, 100mW, 1%	Standard	0603	2	1
R6	1	Standard	Resistor, SurfaceMount, 348KΩ, 100mW, 1%	Standard	0603	2	1
R7	1	Standard	Resistor, SurfaceMount, 115KΩ, 100mW, 1%	Standard	0603	2	1
R9	1	Standard	Resistor, SurfaceMount, 205Ω, 100mW, 1%	Standard	0603	2	1
U1	1	TPS54160	IC, Converter, 10 pins	Texas Instruments, Inc.	MSOP-Power PAD	16	2

Layout



Layout Guidelines:

Layout is a critical portion of good power supply design. There are several signals paths that conduct fast changing

currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power supplies performance. To help eliminate these problems, the VIN pin should be bypassed to ground with a low ESR ceramic bypass capacitor with X5R or X7R dielectric. Care should be taken to minimize the loop area formed by the bypass capacitor connections, the VIN pin, and the anode of the catch diode. See Figure for a PCB layout example. The GND pin should be tied directly to the power pad under the IC and the power pad.

The power pad should be connected to any internal PCB ground planes using multiple vias directly under the IC. The PH pin should be routed to the cathode of the catch diode and to the output inductor. Since the PH connection is the switching node, the catch diode and output inductor should be located very close to the PH pins, and the area of the PCB conductor minimized to prevent excessive capacitive coupling. For operation at full rated load, the top side ground area must provide adequate heat dissipating area. The RT/CLK pin is sensitive to noise so the RT resistor should be located as close as possible to the IC and routed with minimal lengths of trace. The additional external components can be placed approximately as shown. It may be possible to obtain acceptable performance with alternate PCB layouts, however this layout has been shown to produce good results and is meant as a guideline.