This technical article was updated on July 23, 2020.
In my previous blog post, I explained a simple serial interface in which each data bit is transferred as it is resolved. I also noted that this type of interface is usually restricted to lower resolution or lower speed register (SAR) analog-to-digital converters (ADC).
Most of the modern, high-resolution (>12 bits) SAR ADCs employ redundancy and error-correction techniques to improve the performance of the ADC, especially at higher throughput rates. In such ADCs, the final conversion result is available only after the entire conversion process is complete.
Interface type 2: Data bits are transferred as soon as the conversion process is completed
This type of SAR ADC completes the conversion process for sample S and then transfers the conversion result to the host controller while it is acquiring the next sample, S+1. The host controller issues the Start-Of-Conversion (SOC) for sample S+1 only after receiving the conversion result for sample S.
The data transfer between the ADC and the host can be parallel or serial.
Figure 1 shows an example parallel interface.
Figure 1: Parallel Interface
For parallel data transfer:
Figure 2 shows a simplified version of the serial interface implemented in the ADS8881:
Figure 2: Simplified Type 2 serial interface used in ADS8881
For serial data transfer:
In a typical control system application using the ADS8881, the host controller will:
As shown in the equations, SAR ADCs employing a Type 2 interface scheme will have a restriction of minimum clock speed to achieve the desired throughput.
Let’s use the ADS8881 as an example:
For slower clock speeds, the response time AND the throughput will become slower:
In the next installment of this series, we’ll look at another type of serial interface that will allow the SAR ADC to maintain high throughput even at lower clock speeds. Which parameter do you think will degrade?
See a SAR ADC applied in five TI Designs reference designs, optimized for various industrial data acquisition applications.
Read a post by my colleague Harsha Munikoti on how SPICE simulation tools for SAR ADCs can provide accurate and painless computer-based performance estimations.
See additional posts in the SAR ADC Response Times series.
Visit the precision data converters forum on the TI E2E Community to learn tips, tricks and techniques from TI precision analog experts.
One question regarding the equations:
tTHROUGHPUT = tCONV + tACQ (as long as n*tCLK < tACQ – i.e., for faster clock speeds)
tTHROUGHPUT = tCONV + n* tCLK (as long as n*tCLK < tACQ – i.e., for slower clock speeds)
Is "n*tCLK < tACQ " applied to both of "faster clock speeds" and "slower clock speeds" ?
Thank you for your interest in this blog. You just caught a typo error that had escaped my attention earlier.
'tTHROUGHPUT = tCONV + n* tCLK (as long as n*tCLK < tACQ – i.e., for slower clock speeds)' is incorrect. It should read 'tTHROUGHPUT = tCONV + n* tCLK (when n*tCLK > tACQ – i.e., for slower clock speeds)'.
I will get the blog updated soon.
Appreciate your attention!
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.