




AOP POWER



DECOUPLING CAPS



Michael Machate | 17.09.2020 | michael.machate@gmx.net










Figure 2. Debug Connection (CTI-20) Pin Mapping

SWDIO/TMS	1	2	NTRST
TDI	3	4	TMS
VTRst	5	6	Key
SWO/TDO	7	8	GND
NC	9	10	GND
TCK	11	12	GND
GPIOOUTB	13	14	GPIOOUT1
nRESET	15	16	GND
GPIOINB	17	18	GPIOIN1
NC	19	20	GND

SOP_MODE2 - '011' - DEV/DEBUG
 SOP_MODE4 - '001' - FUNCTIONAL MODE
 SOP_MODE5 - '101' - FLASH MODE



PMIC (3.3V, 1.2V, 1.0V, 1.8V OUTPUTS)

