

# DATA BOOK PACKAGE OUTLINE

LEADFRAME EXAMPLE
4223511

DRAFTER: K. SINCERBOX	DATE: 08/01/2017	DIMENSIONS IN MILLIMETERS					
DESIGNER:	DATE:	 <b>TEXAS INSTRUMENTS</b> <small>SEMICONDUCTOR OPERATIONS</small>					
CHECKER: K. SINCERBOX	DATE: 04/02/2018		CODE IDENTITY NUMBER 01295				
ENGINEER: F. MORTAN	DATE: 04/02/2018	<b>ePOD, RNV0018C / VQFN-HR, 18 PIN, 0.5 MM PITCH</b>					
APPROVED: D. CHIN & D. BABARAN	DATE: 04/02/2018						
RELEASED: WDM	DATE: 04/02/2018						
TEMPLATE INFO: EDGE# 4218519	DATE: 04/07/2016	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">SCALE NTS</td> <td style="width: 10%;">SIZE A</td> <td style="width: 40%; text-align: center; font-size: 1.2em;">4223851</td> <td style="width: 10%;">REV B</td> <td style="width: 10%;">PAGE 1 OF 5</td> </tr> </table>	SCALE NTS	SIZE A	4223851	REV B	PAGE 1 OF 5
SCALE NTS	SIZE A	4223851	REV B	PAGE 1 OF 5			




# EXAMPLE BOARD LAYOUT


RNV0018C

VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:20X



4223851/B 04/2018

NOTES: (continued)


3. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slua271](http://www.ti.com/lit/slua271)).
4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
5. If any vias are implemented, it is recommended that vias under paste to be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

**RNV0018C**

**VQFN-HR - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. For alternate stencil design recommendations, see IPC-7525 or board assembly site preference.

REVISIONS

REV	DESCRIPTION	ECR	DATE	ENGINEER / DRAFTER
A	RELEASE NEW DRAWING	2167471	08/01/2017	K. PHAM / K. SINCERBOX
B	CHANGE LAND PATTERN TO NSMD PREFERRED	2172698	04/02/2018	F. MORTAN / K. SINCERBOX