

## Quiz: CMRR

- 1. In reviewing the CMRR specifications for an amplifier, the specification is listed for multiple different common mode ranges. For the full common mode range the CMRR is degraded. Why?
  - a) All bipolar devices have this relationship for CMRR. It is due to the *Beta* change for larger input voltages.
  - b) ESD diode leakage will impact CMRR for larger input signals.
  - c) This is due to drain-to-source capacitance on CMOS devices.
  - d) This is due to a transition between the P-channel and N-channel input pairs on rail-torail devices.

55V(V) 02V/2V/ 2(V/+) 14V				
-40°C to 125°C	76	90		dB
5.5 V, V <sub>CM</sub> = -0.2 V to 5.7 V, -40°C to 125°C	65	80		dB
	-40°C to 125°C 5.5 V, V <sub>CM</sub> = -0.2 V to 5.7 V, -40°C to 125°C	-40°C to 125°C 76 5.5 V, V <sub>CM</sub> = -0.2 V to 5.7 V, 65 -40°C to 125°C 65	-40°C to 125°C         76         90           5.5 V, V <sub>CM</sub> = -0.2 V to 5.7 V, -40°C to 125°C         65         80	-40°C to 125°C         76         90           5.5 V, V <sub>CM</sub> = -0.2 V to 5.7 V, -40°C to 125°C         65         80







Quiz: CMRR										
<ol> <li>In reviewing the CMRR specifications for an amplifier, the specification is listed for multiple different common mode ranges. For the full common mode range the CMRR is degraded. Why?</li> </ol>										
<ul> <li>All bipolar devices have this relationship for CMRR. It is due to the <i>Beta</i> change for larger input voltages.</li> </ul>										
b) ESD diode leakage will impact CMRR for larger input signals.										
c) This is due to drain-to-source capacitance on CMOS devices.										
<ul> <li>d) This is due to a transition between the P-channel and N-channel input pairs on rail-to- rail devices.</li> </ul>										
	Parameter	Test Conditions	MIN	TYP	MAX	UNIT				
CMPP	Common-mode rejection ratio		76	90		dB				
CIVILAT		$V_{S} = 5.5 \text{ V}, V_{CM} = -0.2 \text{ V} \text{ to } 5.7 \text{ V},$ $T_{A} = -40^{\circ}\text{C} \text{ to } 125^{\circ}\text{C}$	65	80		dB				
TI Information - Selective Disclosure										

The N and P type input pairs often do not have well matched offset voltage. So, when the common mode transitions through the crossover-region, the offset will make a large transition. Since CMRR is  $20\log(\Delta Vos/\Delta Vcm)$ , the large change in offset causes CMRR to degrade.



The common mode is held constant in the inverting configuration (Vcm = 0V for circuit B). If Vcm is constant CMRR is not an issue.



CMRR degrades at high frequency. Look at the CMRR curve.