
Mailbox Mechanism


September 2019

TI Information - Selective Disclosure

Mailbox Mechanism



SOC and **MCU** writing to same Register



 SOC checks MCU is not accessing common area (SPARE1 = 0x0)
SOC accesses common area after setting lock (SPARE0 = 0xFF)

TI Information - Selective Disclosure