








NO.	V _{max} VOLTAGE V _{typ}	V _{max} TARGET VOLTAGE VDD33 + 3.3 V	SUGGESTED STRAP RESISTORS (% TOLERANCE)	OUTPUT MODE
0	0	0	Open	10
1	0.169 × V _{DD33}	0.559	73.2	15
2	0.230 × V _{DD33}	0.757	66.5	20
3	0.295 × V _{DD33}	0.974	59	24.9
4	0.375 × V _{DD33}	1.241	49.9	30.1
5	0.465 × V _{DD33}	1.538	46.4	40.2
6	0.558 × V _{DD33}	1.835	40.2	49.9
7	0.807 × V _{DD33}	2.642	18.7	75

NO.	V _{max} VOLTAGE V _{typ}	V _{max} TARGET VOLTAGE VDD33 + 3.3 V	SUGGESTED STRAP RESISTORS (% TOLERANCE)	CSI SEL (CSI PORT)	HIGH-SPEED BACK CHANNEL	INPUT MODE
0	0	0	Open	10	CS0	STP
1	0.169 × V _{DD33}	0.559	73.2	15	CS0	CS0
2	0.230 × V _{DD33}	0.757	66.5	20	CS0	STP
3	0.295 × V _{DD33}	0.974	59	24.9	CS0	CS0
4	0.375 × V _{DD33}	1.241	49.9	30.1	CS1	STP
5	0.465 × V _{DD33}	1.538	46.4	40.2	CS1	CS0
6	0.558 × V _{DD33}	1.835	40.2	49.9	CS1	STP
7	0.807 × V _{DD33}	2.642	18.7	75	CS1	CS0

Title	Size	Number	Revision
A3			
Date:	10/10/2026	Sheet of	
File:	E:\tzt\...P07_FPDLINK_940_CSI.SchDoc	Drawn By:	