




DESIGN NOTES:

- ESTIMATE THE NUMBER OF LAYERS TO BE 6 OR 8 LAYERS.
- ALL SINGLE-ENDED NETS ARE 50-OHMS IMPEDANCE UNLESS OTHERWISE SPECIFIED.
- ALL DIFFERENTIAL NETS ARE 100-OHMS DIFFERENTIAL IMPEDANCE UNLESS OTHERWISE SPECIFIED.



 <b>TEXAS INSTRUMENTS</b>	
TITLE PAGE	
SIZE C	DWG NO:
SCALE: NONE	Thursday, November 18, 2009 Sheet 1 of 6






**TEXAS INSTRUMENTS**

SuperPhy\_A




SIZE C	DWG NO:
SCALE: NONE	Thursday, November 18, 2010 Sheet 2 of 6

NOTE:  
 BOARD\_RESETN IS AN INPUT TO THE FPGA  
 FPGA\_RESETN IS AN OUTPUT FROM THE FPGA  
 RESETN CAN BE DRIVEN DIRECTLY FROM THE DAUGHTER BOARD OR CONTROLLED VIA THE FPGA



NOTE: TO USE OSCILLATOR IN PLACE OF CRYSTAL REMOVE 1M RESISTOR AND 18pF CAPS


PLACE CLOSE TO U1 PINS



**TEXAS INSTRUMENTS**


SuperPhy\_B

SIZE: C	DWG NO:
SCALE: NONE	Thursday, November 18, 2010 Sheet 3 of 6



ALL 3.3V SIGNALS. MAKE SURE  
BANK ON FPGA IS SET TO 3.3V

A1



- UART\_TXD
- UART\_RXD
- ARM\_TRST
- ARM\_TMS
- ARM\_TDI
- ARM\_TDO
- SPI\_CSN
- SPI\_DO
- SPI\_CLK
- SPI\_DIO


- FPGA\_DIP1
- FPGA\_DIP2
- FPGA\_DIP3
- FPGA\_DIP4
- FPGA\_DIP5
- FPGA\_DIP6
- FPGA\_DIP7
- FPGA\_DIP8
- FPGA\_LED1
- FPGA\_LED2
- FPGA\_LED3
- FPGA\_LED4
- FPGA\_LED5
- FPGA\_LED6
- FPGA\_LED7
- FPGA\_LED8

**TEXAS INSTRUMENTS**


HAPS\_A1

SIZE C	DWG NO:
SCALE: NONE	Thursday, November 18, 2010 Sheet 5 of 6

## RS232 PORT



## ARM JTAG XDS510 CONNECTOR



## SPI EEPROM

