





PHY ADDRESS		CLK_OUT OUTPUT ENABLE	
PHY_AD1	PHY_AD0	ADDRESS	CLK_OUT_EN
0	0	0	When high, enables clock output on the CLK_OUT pin at power-up.
0	1	1	
AUTO-NEGOTIATION ENABLE		LED LINK	
When high, this enables Auto Negotiation with the capability set by AN0 and AN1 pins		LED_LINK	
LED CONFIGURATION		CRS/CRS_DV	
This strapping option determines the mode of operation of the LED pins. Default is Mode 1		CRS/CRS_DV	
RMII MASTER ENABLE		RMII_MAS	
When MII_MODE is strapped high, this strapping option enables RMII Master mode		RMII_MAS	
PHY CONTROL FRAME ENABLE		PCF_EN	
When high, allows the DP83640 to respond to PHY Control Frames.		PCF_EN	
FX ENABLE		RX_ER	
This strapping option enables 100Base-FX (Fiber) mode. This mode is disabled by default		RX_ER	
MII MODE SELECT		MAC Interface Mode	
MII_MODE		0	
MII_MODE		1	

KRESLIL: ccc

PREZKOUSEL: bbb

	TYP: MIL/CIV
--	--------------

NAZEV:

Name

SCHVALIL: aaa

DNE: 26.08.2024

STARY VYKRES:

NAME: eth.SchDoc

EMXXXXXXXXXX XX

VYVOJOVA VERZE 01

Tento výkres je důležitým vlastnictvím firmy ERA a.s. a může být použit jen s jejím souhlasem. Zneužití je trestné.