It seems a PoC network is added on each RIN+ trace, but it is not shown on the schematic, so I cannot review it. Recommend to use the PoC network listed in the UB960 datasheet, which is validated to work at either 4Gbps or 2Gbps forward channel line rate and supports up to 150mA of current. If the customer uses a custom PoC, then they will be responsible for validating the circuit.





GPIO3 and GPIO4 are not open-drain pins and do not need a pull-up resistor.

Make sure to verify that the 25MHz oscillator meets the jitter and other requirements, defined in Section "7.4.4 REFCLK" in the UB960 datasheet.



I am not clear how PDB will be driven HIGH, but make sure to use one of the following methods:
1) Use a 10-kOhms pull-up resistor and a >=10uF capacitor to ground.
2) Use an external SoC to pull PDB to a HIGH state at the appropriate timing, according to the Power-Up Sequence defined in the datasheet.

It seems the SoC controls when PDB is pulled HIGH, but make sure to follow the power-up sequence, in order to ensure normal operation of the device.

Make sure the Ferrite Beads used on the power supply pins meet the datasheet characteristics:
Z = 120-Ohms@100MHz
DCR <= 25-mOhms

Pins 21, 33 (VDD_CSI)
Recommend to use shared 10uF and 1uF capacitor. And requires separate 0.01uF capacitor at each pin.

Pins 49, 55, 58, 64 (VDD18_FPD)
Recommend to populate the shared 10uF capacitor.

Pin 16 (VDDIO)
Only requires 1uF and 0.01uF decoupling capacitors. Other capacitors and Ferrite Beads are not necessary. May be included, depending on the noise in the system's voltage rails.

Pin 13, 44 (VDDL)
Recommend to use a shared 10uF and 1uF capacitor. And a separate 0.01uF capacitor for each pin.







Pins 52, 61 (VDD_FPD)
Recommend to use a shared 10uF and 1uF capacitor for this pin group. And a separate 0.01uF capacitor for each pin.



Pin 32 (VDD18A)
Recommend to use a 10uF, 1uF, and 0.01uF capacitor for this pin.

Pins 48, 47, 1, 2 (VDD18_P)
Recommend to use a shared 10uF and 1uF capacitor for this pin group and a separate 0.01uF capacitor for each pin.

On the I2C pins, the optimal pull-up resistor depends on the desired I2C data rate and the bus capacitance of the I2C traces on the PCB board. Recommend to use App Note SLVA689 (linked in the datasheet) to calculate the optimal pull-up resistor value for the I2C lanes.

REVISIONS

No.	DESCRIPTION	AUTHOR/DATE
	1.DÅº²ÅÍŠACÆ¥Åâ 100nf+47nf	
	2.CMLOUTP/N½Ó£¥Åäµç×è£¬ÔÑº²f¹³Ó|ÉÍÊ·ÐÍ	
	3.I2C¿ÔÎüÕ»Ã·	
	4.ÔÕÎÂÊ¬pin3£¬R4307/R4311ÎüÆ÷£¬R4312/D4300/C	
	5.CAM_GPIO1/2×·¼Ó0ohm	
	6.C4140¿ÔÎüÊ¬ÁíÕ»¸öÃ¬ÃÍ	
	SAMPLE B	
7.	DEBUG:change CAM_I2C_SCL/SDA	08/20
	SAMPLE C	
8.	add R4127/R4132, link pin15/17 to SOC	10/09
9.	change R4119/R4120 to 0420 package	10/10
10.	add R4133/R4134, pull up pin 15/17 to DS90	10/10
11.	change R4108/R4109/R4111/R4112/R4114/R4115 to [illegible]	10/15
12.	change L4113/L4110/L4107 to AAE339HOYM	11/19
13.	change R4128/R4129/R4130 to LHL15010YC	11/19
	SAMPLE D	
14.	Downgrade L4100/L4101/L4102/L4104/L4105/L4106 to [illegible]	11/25
15.	change L4100/L4101/L4102/L4103/L4104/L4105/L4106 to S0612LL	12/21
	SAMPLE E	
16.	DEPOP C4145/R4122/C4152	3/1
17.	delete DEPOP of D4102/D4103/D4104	3/1
18.	delete DEPOP of D4101	3/29
19.	delete R4108/R4110/R4112/R4109/R4111/R4114/R4115 NET	

Yanfeng A0 SIZE

DRAWN	DATE	SHT OF
DESIGNER	YY/MM/DD	## ##