# DP159 Input and Output Lane Alignment Captures

DisplayPort lanes 2 and lane 3 are captured before and after the DP159 retimer. Lane 2 is on channel Z3 and lane 3 is on channel Z4. There are five captures below which show some of the variation of DP159 output alignments, some leading and some lagging. For each DP159 output lane alignment capture, the DP159 input lane alignment was captured without any video interruption.

## 1. Capture #1:

DP159 Input:

DP159 Output:

2. Capture #2:

DP159 Input:

DP159 Output:

3. Capture #3:

DP159 Input:

Index	Time	Protocol	Message	Data	CRC	Status
▷ 1	-2.499 µs	8B10B	Not Found	0xbf 0xe2 0x77 0x1a 0x53 0xd8 0xdc 0x71 0xd7 0xdd 0x0d 0x4c		
▷ 2	-2.499 µs	8B10B	Not Found	0x6b 0x05 0xac 0x38 0x23 0x69 0x2b 0x3e 0x13 0xb2		
▷ 3	-2.480 µs	8B10B	Not Found	0x1fe 0xbc 0xb0 0x32 0xba 0x19 0x3b 0x11 0x9b 0x07 0xd2 0x1f 0x3c 0xaa 0x96		

DP159 Output:

| Index	Time	Protocol	Message	Data	CRC	Status
▷ 1	-2.499 µs	8B10B	Not Found	0xa7 0x15 0xd8 0x2e 0x71 0xae 0xa4 0xa9 0x40 0x94 0x8d 0x9f 0x4a 0x66 0x0a 0x22		
▷ 2	-2.499 µs	8B10B	Not Found	0xa7 0x15 0xd8 0x2e 0x71 0xad 0xa4 0xa9 0x40 0x94 0x8c 0x9e 0x4b 0x66 0x0a 0x22		
▷ 3	-2.469 µs	8B10B	Not Found	0x1fe 0x52 0xf0 0xd7 0x31 0x7c 0x8a 0xcd 0x65 0x19 0xe1 0xde 0xc4 0x3b 0xd4		

4. Capture #4:

DP159 Input:

DP159 Output:

5. Capture #5:

DP159 Input:

DP159 Output:

###