

Block Diagram






Table of Contents

1. Block Diagram
2. USB & PWR
3. RW612 SoC PWR
4. RW612 SoC Signals
5. RF Front End
6. QSPI Flash, PSRAM, Switch, LED
7. Ethernet
8. Headers
11. Revision History

USB2.0 Type C








VBUS Control






USB_OTG HIGH SPEED

CC Logic Control




POWER LED**POWER LED**

$$V_{out} = 0.6 (1 + R_1/R_2)$$
$$3.315 \text{ V} = 0.6 (1 + 200\text{K} / 44.2\text{K})$$




Title		
Size A4	Number	Revision
Date:	8-14-2026	Sheet of
File:	C:\Users\Sheet3 Power Supply\SchDoc Drawn By:	


ESP32 Wroom MODULE





USER LED




BOOT / USER BUTTON









RESET BUTTON




Title		
Size	Number	Revision
A4		
Date:	8-14-2026	Sheet of
File:	C:\Users\...\Sheet4 ESP32Wroom.SchDoc	Drawn By:




RW612 SOC Power




Test Points







CON	FUNCTION
[11]	CONFIG_DAP_USE_JTAG: RF_CTL2L 1: DAP uses JTAG (default) 0: DAP uses SWD
[5]	CONFIG_XOSC_SEL: 1: 40 MHz (Default) 0: 38.4 MHz
[3:0]	CONFIG_HOST_BOOT[3:0]: EXT_FREQ.
CON[3:0]	Boot
1111	Boot from QSPI Flash (Default)
1110	ISP boot (UART12C/SPI/USB)
1101	Serial boot (UART12C/SPI/USB)
1100	ISP boot (SDIO)
1011	Serial boot (SDIO)
1010	Reserved




RF Front End




QSPI Flash




PSRAM



Push Buttons



RGB LED



TEMPERATURE SENSOR

