

Ellisys USB Compliance Report

Date and time	Thursday, 15 November 2018 14:47:24 GMT+8
Vendor	0451
Product	DS-UCC5
Product revision	10
Test ID	0000
Generator used	Ellisys USB Explorer 350 (EX350-62400)
Analyzer used	Ellisys USB Explorer 350 (EX350-62401)
Software version	Report generated with version 3.1.6866
Overall result	Failed

Summary

		Test status	Last updated on
USB PD Consistency Tests	Failed		
» TD.PD.VNDI.E1 VDM Identity	Failed	Stable	2015-09-24
» TD.PD.VNDI.E2 VDM SVIDs	Passed	Stable	2015-08-18
» TD.PD.VNDI.E3 VDM Modes	Failed	Stable	2015-08-18
» TD.PD.VNDI.E4 SOP* Handling	Failed	Stable	2016-10-27
» TD.PD.VNDI.E5 Source Capabilities	Failed	Stable	2018-03-13
» TD.PD.VNDI.E6 Sink Capabilities	Passed	Stable	2016-07-11
» TD.PD.VNDI.E7 Accepts PR_Swap as Source	Passed	Stable	2016-03-14
» TD.PD.VNDI.E8 Accepts PR_Swap as Sink	Passed	Stable	2016-05-11
» TD.PD.VNDI.E9 Requests PR_Swap as Source	Passed	Stable	2017-03-01
» TD.PD.VNDI.E10 Requests PR_Swap as Sink	Passed	Stable	2016-07-01
» TD.PD.VNDI.E11 DisplayPort Alt-Modes	Failed	Stable	2015-10-22
USB PD 3.0 Consistency Tests	Passed		
» TD.PD.VNDI3.E1 Source Capabilities	Passed	Stable	2017-07-28
» TD.PD.VNDI3.E2 Request	Passed	Stable	2017-04-05
» TD.PD.VNDI3.E3 VDM Identity	Not Applicable	Stable	2017-

			07-28
» TD.PD.VNDI3.E4 Manufacturer Info	Not Applicable	Stable	2017-01-30
» TD.PD.VNDI3.E5 Chunking Implemented	Not Applicable	Stable	2017-01-30
» TD.PD.VNDI3.E6 Unchunked Extended Messages Supported	Not Applicable	Stable	2017-07-16
» TD.PD.VNDI3.E7 Security Messages Supported	Not Applicable	Stable	2017-07-16
» TD.PD.VNDI3.E8 Sink Capabilities	Not Applicable	Stable	2017-07-16
» TD.PD.VNDI3.E9 Source Capabilities Extended	Not Applicable	RC	2017-10-02
» TD.PD.VNDI3.E10 PR_Swap - Source	Not Applicable	Beta	2018-10-09
» TD.PD.VNDI3.E11 PR_Swap - Sink	Not Applicable	Beta	2018-10-09
» TD.PD.VNDI3.E12 FR_Swap Without Signaling - Source	Not Applicable	Beta	2018-10-09
USB Type-C Tests	Passed		
» TD.PD.C.E1 DFP Attach/Detach Detection	Passed	Stable	2015-06-17
» TD.PD.C.E2 UFP Rp	Passed	Stable	2015-06-17
» TD.PD.C.E5 DRP	Passed	Stable	2016-04-25
USB Type-C Functional Tests	Failed		
» TD.4.1.1 Initial Voltage	Passed	Stable	2017-09-24
» TD.4.5.1 DRP Connect Sink	Not Applicable	RC	2018-06-17
» TD.4.5.2 DRP Connect SNKAS	Not Applicable	RC	2017-03-06
» TD.4.5.3 DRP Connect Source	Not Applicable	RC	2016-09-14
» TD.4.5.4 DRP Connect DRP	Not Applicable	RC	2017-11-13
» TD.4.5.5 DRP Connect Try.SRC DRP	Not Applicable	RC	2017-03-27
» TD.4.5.6 DRP Connect Try.SNK DRP	Not Applicable	RC	2016-10-05
» TD.4.6.1 Try.SRC DRP Connect Source	Passed	Beta	2017-02-10
» TD.4.6.2 Try.SRC DRP Connect DRP	Failed	Beta	2017-09-28
» TD.4.6.3 Try.SRC DRP Connect Try.SRC DRP	Passed	Beta	2018-06-17
» TD.4.6.4 Try.SRC DRP Connect Try.SNK DRP	Passed	Beta	2016-

» TD.4.6.5 Try.SRC DRP Connect Sink	Failed	Beta	10-05 2017-09-28
» TD.4.6.6 Try.SRC DRP Connect SNKAS	Passed	Beta	2017-02-10
» TD.4.7.1 Try.SNK DRP Connect Source	Not Applicable	Beta	2016-10-27
» TD.4.7.2 Try.SNK DRP Connect DRP	Not Applicable	Beta	2016-10-27
» TD.4.7.3 Try.SNK DRP Connect Try.SRC DRP	Not Applicable	Beta	2016-10-27
» TD.4.7.4 Try.SNK DRP Connect Try.SNK DRP	Not Applicable	Beta	2016-10-27
» TD.4.7.5 Try.SNK DRP Connect Sink	Not Applicable	Beta	2018-06-17
» TD.4.7.6 Try.SNK DRP Connect SNKAS	Not Applicable	Beta	2017-02-10
» TD.4.8.1 DRP Connect Audio Accessory	Passed	RC	2017-05-09
» TD.4.8.3 DRP Connect Alternate Mode	Failed	Stable	2017-12-06
» TD.4.9.1 Source Suspend	Not Applicable	Beta	2016-11-04
» TD.4.9.2 USB Type-C Current Advertisement	Passed	Stable	2017-12-06
» TD.4.9.3 Source Power Role Swap	Not Applicable	Stable	2016-11-04
» TD.4.9.4 Source Vconn Swap	Failed	Stable	2018-06-17
» TD.4.10.1 Sink Power Sub-States	Passed	RC	2018-04-08
» TD.4.10.2 Sink Power Precedence	Failed	RC	2018-04-08
» TD.4.10.3 Sink Suspend	Passed	RC	2018-06-17
» TD.4.10.4 Sink Power Role Swap	Passed	RC	2016-11-04
» TD.4.10.5 Sink Vconn Swap	Failed	Stable	2016-06-17
» TD.4.10.6 Sink Alternate Mode	Not Applicable	RC	2018-06-17
» TD.4.11.1 Data Role Swap	Not Applicable	RC	2017-02-10
» TD.4.11.2 Sink Dead Battery	Not Applicable	RC	2016-01-18
» TD.4.12.2 Hub Port Types	Failed	Beta	2017-02-10
USB PD Physical Tests	Passed		

» TD.PD.PHY.E1 BIST Test Data	Passed	Stable	2015-08-18
» TD.PD.PHY.E2 BIST Receiver Mode	Not Applicable	Stable	2016-02-10
» TD.PD.PHY.E3 BIST Transmitter Mode	Not Applicable	Stable	2015-08-18
» TD.PD.PHY.E4 Transmitter Bit Rate Drift	Passed	Stable	2016-11-04
» TD.PD.PHY.E5 Transmitter Collision Avoidance	Passed	Stable	2016-01-20
» TD.PD.PHY.E6 Receiver Swing Tolerance	Passed	Stable	2015-08-18
» TD.PD.PHY.E7 Receiver Bit Rate Tolerance	Passed	Stable	2015-08-18
» TD.PD.PHY.E8 Receiver Bit Rate Deviation Tolerance	Passed	Stable	2015-08-18
» TD.PD.PHY.E9 Valid SOP Framing	Passed	Stable	2015-11-27
» TD.PD.PHY.E10 Invalid SOP Framing	Passed	Stable	2015-11-27
» TD.PD.PHY.E11 Valid SOP' Framing	Passed	Stable	2015-11-27
» TD.PD.PHY.E12 Invalid SOP' Framing	Passed	Stable	2015-11-27
» TD.PD.PHY.E13 Valid SOP" Framing	Passed	Stable	2015-11-27
» TD.PD.PHY.E14 Invalid SOP" Framing	Passed	Stable	2015-11-27
» TD.PD.PHY.E15 Valid SOP'/" Debug Framings	Passed	Stable	2015-11-27
» TD.PD.PHY.E16 Valid Hard Reset Framing	Passed	Stable	2015-08-21
» TD.PD.PHY.E17 Invalid Hard Reset Framing	Passed	Stable	2015-08-21
» TD.PD.PHY.E18 Valid Cable Reset Framing	Passed	Stable	2015-08-21
» TD.PD.PHY.E19 Invalid Cable Reset Framing	Passed	Stable	2015-08-21
» TD.PD.PHY.E20 EOP Framing	Passed	Stable	2015-08-18
» TD.PD.PHY.E21 Preamble	Passed	Stable	2015-08-18
USB PD Link Tests	Passed		
» TD.PD.LL.E2 Retransmission	Passed	Stable	2016-09-22
» TD.PD.LL.E3 Soft Reset Usage	Passed	Stable	2016-08-17

» TD.PD.LL.E4 Hard Reset Usage	Passed	Stable	2016-08-17
» TD.PD.LL.E5 Soft Reset	Passed	Stable	2015-08-18
» TD.PD.LL.E6 Ping	Passed	Stable	2017-09-27
USB PD 3.0 Link Tests	Passed		
» TD.PD.LL3.E1 GoodCRC Specification Revision Compatibility	Not Applicable	Stable	2017-07-28
» TD.PD.LL3.E2 Retransmission	Not Applicable	Stable	2017-10-02
» TD.PD.LL3.E3 GoodCRC Compatibility with PD2	Passed	Beta	2018-03-09
USB PD 3.0 Cable Tests	Passed		
USB PD Source Tests	Passed		
» TD.PD.SRC.E1 Source Capabilities sent timely	Passed	Stable	2016-01-19
» TD.PD.SRC.E2 Source Capabilities Fields Checks	Passed	Stable	2016-06-17
» TD.PD.SRC.E3 SourceCapabilityTimer Timeout	Passed	Stable	2016-04-28
» TD.PD.SRC.E4 SenderResponseTimer Deadline - Request	Passed	Stable	2015-08-27
» TD.PD.SRC.E5 SenderResponseTimer Timeout - Request	Passed	Stable	2015-08-27
» TD.PD.SRC.E6 PSHardResetTimer Timeout	Passed	Stable	2016-03-10
» TD.PD.SRC.E7 Accept sent timely	Passed	Stable	2015-08-27
» TD.PD.SRC.E8 Accept Fields Checks	Passed	Stable	2015-08-27
» TD.PD.SRC.E9 PS_RDY sent timely	Passed	Stable	2015-08-27
» TD.PD.SRC.E10 PS_RDY Fields Checks	Passed	Stable	2015-08-27
» TD.PD.SRC.E11 Accept Requests can be met	Passed	Stable	2015-08-27
» TD.PD.SRC.E12 Reject Requests can't be met	Passed	Stable	2015-08-27
» TD.PD.SRC.E13 Reject Request - Invalid Object Position	Passed	Stable	2015-08-27
» TD.PD.SRC.E14 Atomic Message Sequence	Passed	Stable	2015-09-23
» TD.PD.SRC.E15 Give_Source_Cap	Passed	Stable	2015-09-23
» TD.PD.SRC.E16 PDO Transition	Passed	RC	2015-11-06

USB PD 3.0 Source Tests	Passed		
» TD.PD.SRC3.E1 Source Capabilities Fields Checks	Not Applicable	Stable	2017-01-30
» TD.PD.SRC3.E2 Accept Fields Checks	Not Applicable	Stable	2017-04-05
» TD.PD.SRC3.E3 PS_RDY Fields Checks	Not Applicable	Stable	2017-04-05
» TD.PD.SRC3.E4 Specification Revision Check after Contract	Not Applicable	Stable	2017-01-30
» TD.PD.SRC3.E5 Source_Capabilities_Extended Sent Timely	Not Applicable	Stable	2017-01-30
» TD.PD.SRC3.E6 Source_Capabilities_Extended Fields Checks	Not Applicable	Stable	2017-01-30
» TD.PD.SRC3.E7 Battery Status Sent Timely	Not Applicable	Stable	2017-01-30
» TD.PD.SRC3.E8 Battery Status Fields Checks	Not Applicable	Stable	2017-01-30
» TD.PD.SRC3.E9 Battery Status Fields Checks - Invalid Ref	Not Applicable	Stable	2017-01-30
» TD.PD.SRC3.E10 Unrecognized Message Received in Ready State	Not Applicable	Stable	2017-01-30
» TD.PD.SRC3.E11 Get_Status Fields Checks	Not Applicable	Stable	2017-01-30
» TD.PD.SRC3.E12 Get_Battery_Status Fields Checks	Not Applicable	Stable	2017-01-30
» TD.PD.SRC3.E13 Status Sent Timely	Not Applicable	Stable	2017-01-30
» TD.PD.SRC3.E14 Status Fields Checks	Not Applicable	Stable	2017-01-30
» TD.PD.SRC3.E15 Battery_Capabilities Sent Timely	Not Applicable	Stable	2017-01-30
» TD.PD.SRC3.E16 Battery_Capabilities Fields Checks	Not Applicable	Stable	2017-07-28
» TD.PD.SRC3.E17 Battery_Capabilities Fields Checks - Invalid Ref	Not Applicable	Stable	2017-07-28
» TD.PD.SRC3.E18 Manufacturer_Info Sent Timely	Not Applicable	Stable	2017-01-30
» TD.PD.SRC3.E19 Manufacturer_Info Fields Checks	Not Applicable	Stable	2017-01-30
» TD.PD.SRC3.E20 Manufacturer_Info Fields Checks - Invalid Target	Not Applicable	Stable	2017-01-30
» TD.PD.SRC3.E21 Manufacturer_Info Fields Checks - Invalid Ref	Not Applicable	Stable	2017-01-30
» TD.PD.SRC3.E22 Cable Type Detection	Passed	Stable	2018-02-16
» TD.PD.SRC3.E23 Vconn Swap	Not Applicable	Stable	2017-08-07
» TD.PD.SRC3.E24 Unexpected Message Received	Not Applicable	Stable	2017-

in Ready State			04-29
» TD.PD.SRC3.E25 Receiving Chunked Extended Message	Not Applicable	Stable	2017-04-29
» TD.PD.SRC3.E26 Soft_Reset Sent Regardless of Rp value	Not Applicable	Stable	2017-07-28
» TD.PD.SRC3.E27 PPS_Status Sent Timely	Not Applicable	Stable	2017-07-28
» TD.PD.SRC3.E28 PPS_Status Fields Check	Not Applicable	Stable	2018-02-16
» TD.PD.SRC3.E29 SourcePPSCommTimer Deadline	Not Applicable	Stable	2017-07-28
» TD.PD.SRC3.E30 SourcePPSCommTimer Timeout	Not Applicable	Stable	2018-02-16
» TD.PD.SRC3.E31 SourcePPSCommTimer Stopped	Not Applicable	Stable	2017-07-28
» TD.PD.SRC3.E32 ChunkSenderResponseTimer Timeout	Not Applicable	Stable	2017-10-02
» TD.PD.SRC3.E33 Country_Codes Sent Timely	Not Applicable	RC	2018-01-10
» TD.PD.SRC3.E34 Country_Codes Fields Checks	Not Applicable	RC	2018-01-10
» TD.PD.SRC3.E35 Country_Info Sent Timely	Not Applicable	RC	2018-01-10
» TD.PD.SRC3.E36 Country_Info Fields Checks	Not Applicable	RC	2018-01-10
USB PD Sink Tests	Passed		
» TD.PD.SNK.E1 SinkWaitCapTimer Deadline	Passed	Stable	2015-09-23
» TD.PD.SNK.E2 SinkWaitCapTimer Timeout	Passed	Stable	2015-09-23
» TD.PD.SNK.E3 Request Sent Timely	Passed	Stable	2015-08-27
» TD.PD.SNK.E4 Request Fields Checks	Passed	Stable	2016-06-17
» TD.PD.SNK.E5 SenderResponseTimer Deadline - Accept	Passed	Stable	2015-08-27
» TD.PD.SNK.E6 SenderResponseTimer Timeout - Accept	Passed	Stable	2015-08-27
» TD.PD.SNK.E7 PSTransitionTimer Deadline	Passed	Stable	2015-08-27
» TD.PD.SNK.E8 PSTransitionTimer Timeout	Passed	Stable	2015-08-27
» TD.PD.SNK.E9 GetSinkCap in Place of Accept	Passed	Stable	2015-09-24
» TD.PD.SNK.E10 GetSinkCap in Place of PS_RDY	Passed	Stable	2016-03-10
» TD.PD.SNK.E11 PDO Transition		Deprecated	2016-09-19

» TD.PD.SNK.E12 Compatibility with PD3 Source	Passed	Beta	2016-09-19
USB PD 3.0 Sink Tests	Not Applicable		
USB PD Provider / Consumer Tests	Passed		
» TD.PD.PC.E1 tSrcTransition Check		Deprecated	2016-09-14
» TD.PD.PC.E2 PS_RDY Sent Timely	Not Applicable	Stable	2016-03-24
» TD.PD.PC.E3 PSSourceOnTimer Deadline	Not Applicable	Stable	2016-03-24
» TD.PD.PC.E4 PSSourceOnTimer Timeout	Not Applicable	Stable	2016-03-24
» TD.PD.PC.E5 tSwapSinkReady Check	Not Applicable	Stable	2016-03-24
» TD.PD.PC.E6 Unconstrained Power Bit Usage	Passed	Stable	2016-04-28
» TD.PD.PC.E7 PDO Transition After PR_Swap		Deprecated	2016-09-19
USB PD Consumer / Provider Tests	Passed		
» TD.PD.CP.E1 PSSourceOffTimer Deadline	Passed	Stable	2016-03-24
» TD.PD.CP.E2 PSSourceOffTimer Timeout	Passed	Stable	2016-03-24
» TD.PD.CP.E3 PS_RDY Sent Timely	Passed	Stable	2016-03-24
» TD.PD.CP.E4 SwapSourceStartTimer Timeout	Passed	Stable	2016-03-24
» TD.PD.CP.E5 PDO Transition After PR_Swap	Passed	Stable	2016-03-24
USB PD 3.0 Power Role Swap Initial Sink Tests	Not Applicable		
USB PD 3.0 Fast Role Swap Initial Sink Tests	Not Applicable		
USB PD 3.0 Fast Role Swap Initial Source Tests	Passed		
» TD.PD.FRSISRC3.E1 Normal Conditions	Passed	Beta	2018-10-09
» TD.PD.FRSISRC3.E3 Accept Not Sent	Not Applicable	Beta	2018-10-09
» TD.PD.FRSISRC3.E4 PS_RDY Not Sent	Not Applicable	Beta	2018-10-09
» TD.PD.FRSISRC3.E5 PSSourceOnTimer Deadline	Not Applicable	Beta	2018-10-09
» TD.PD.FRSISRC3.E6 PSSourceOnTimer Timeout	Not Applicable	Beta	2018-10-09
USB PD VDM Tests for UFPs and Cables	Passed		
» TD.PD.VDMU.E1 Discover Identity Response	Passed	Stable	2015-08-18
» TD.PD.VDMU.E2 Discover SVIDs Response	Passed	Stable	2015-

			08-18
» TD.PD.VDMU.E3 Discover Modes Response	Passed	Stable	2015-08-18
» TD.PD.VDMU.E4 Enter Mode Response	Passed	Stable	2016-05-09
» TD.PD.VDMU.E5 Exit Mode Response	Passed	Stable	2016-05-09
» TD.PD.VDMU.E6 Discover Identity Response	Passed	Stable	2015-08-18
Time			
» TD.PD.VDMU.E7 Discover SVIDs Response Time	Passed	Stable	2015-08-18
» TD.PD.VDMU.E8 Discover Modes Response Time	Passed	Stable	2015-08-18
» TD.PD.VDMU.E9 Enter/Exit Mode Response	Passed	Stable	2015-08-18
Time			
» TD.PD.VDMU.E10 Discover Identity Wrong SVID	Passed	Stable	2015-08-18
» TD.PD.VDMU.E11 Discover SVIDs Wrong SVID	Passed	Stable	2015-08-18
» TD.PD.VDMU.E12 Discover Modes Wrong SVID	Passed	Stable	2015-08-18
» TD.PD.VDMU.E13 Enter Mode Wrong SVID	Passed	Stable	2015-08-18
» TD.PD.VDMU.E14 Exit Mode Wrong SVID	Passed	Stable	2015-08-18
» TD.PD.VDMU.E15 Applicability	Passed	Stable	2015-08-18
» TD.PD.VDMU.E16 Interruption by PD Command	Passed	Stable	2016-04-20
» TD.PD.VDMU.E17 Interruption by VDM	Passed	Stable	2016-05-09
Command			
» TD.PD.VDMU.E18 Data Role Swap Hard Reset	Passed	Stable	2015-08-18
USB PD VDM Tests for DFPs	Passed		
» TD.PD.VDMD.E1 tVDMSenderResponse Deadline	Not Applicable	Beta	2017-12-20
» TD.PD.VDMD.E2 tVDMSenderResponse Timeout	Not Applicable	Beta	2017-12-20
» TD.PD.VDMD.E3 Incorrect Identity Fields	Not Applicable	Beta	2017-12-20
» TD.PD.VDMD.E4 Applicability	Passed	Beta	2018-03-14
USB PD 3.0 VDM Tests	Not Applicable		
DisplayPort Alt-Mode Tests for UFPs and Cables	Failed		
» TD.PD.DPU.E1 Enter Mode ACK Response	Passed	Stable	2015-08-18
» TD.PD.DPU.E2 Status Update Command	Passed	Stable	2015-10-22

» TD.PD.DPU.E3 Time from Vbus/Vconn on to UFP Ready (Info only)	Passed	Alpha	2016-03-14
» TD.PD.DPU.E4 Time from HPD event to PD message (Info only)	Not Applicable	Alpha	2018-05-05
» TD.PD.DPU.E5 Proper Pin Assignment Support for Receptacle-based DP UUT	Failed	Alpha	2018-05-05
» TD.PD.DPU.E6 Proper Pin Assignment Support for C to DP Adapter Cables	Not Applicable	Alpha	2018-05-05
» TD.PD.DPU.E7 Proper Pin Assignment Support for Protocol Converter Cables	Not Applicable	Alpha	2018-05-05
» TD.PD.DPU.E8 C to DP Adapter Test ? DP Connector Disconnected	Not Applicable	Alpha	2018-05-05
» TD.PD.DPU.E9 C to DP Adapter Test ? DP Connector Attached to DP Source	Not Applicable	Alpha	2018-05-05
» TD.PD.DPU.E10 C to DP Adapter Test ? DP Connector Attached to DP Sink	Not Applicable	Alpha	2018-05-05
DisplayPort Alt-Mode Tests for DFPs	Not Applicable		

USB PD Consistency Tests

Test suite overall result **Failed**

TD.PD.VNDI.E1 VDM Identity - Testing Upstream Port ([trace](#))

PASSED	Sending Discover Identity	UUT must respond a VDM message
PASSED	Sending Discover Identity	UUT must respond with ACK
PASSED	Checking Identity Header	VDO must be available
PASSED	Checking Identity Header	Product Type UFP declared as Alternate Mode Adapter
PASSED	Checking Identity Header	Vendor ID (VID) declared as 0x0451
PASSED	Checking Identity Header	Modal Operation Supported declared as Yes
PASSED	Checking Identity Header	Data-capable as USB Host declared as No
PASSED	Checking Identity Header	Data-capable as USB Device declared as Yes
PASSED	Checking Identity Cert Stat	VDO must be available
FAILED	Checking Identity Cert Stat	Certification ID (XID) declared as 0, actual is 1'105
PASSED	Checking Identity Product	VDO must be available
PASSED	Checking Identity Product	Product ID (PID) declared as 0x1234
PASSED	Checking Identity Product	Version (bcdDevice)

		declared as 0x0010
PASSED	Checking Identity AMA	VDO must be available
PASSED	Checking Identity AMA	HW Version declared as 0x0
PASSED	Checking Identity AMA	FW Version declared as 0x0
PASSED	Checking Identity AMA	Vconn Power declared as 1.5 W
PASSED	Checking Identity AMA	Vconn Required declared as Yes
PASSED	Checking Identity AMA	Vbus Required declared as Yes
PASSED	Checking Identity AMA	SuperSpeed Support declared as USB 3.1 Gen 2
TD.PD.VNDI.E2 VDM SVIDs - Testing Upstream Port (trace)		
PASSED	Checking SVIDs	Actual SVID 0xFF01 must be contained in declared SVID list
PASSED	Checking SVIDs	Actual SVID 0x0451 must be contained in declared SVID list
PASSED	Checking SVIDs	SVIDs Count Min declared as 2
PASSED	Checking SVIDs	SVIDs Count Max declared as 2
TD.PD.VNDI.E3 VDM Modes - Testing Upstream Port (trace)		
PASSED	Checking SVID 1 Modes	Modes Count Min declared as 1
PASSED	Checking SVID 1 Modes	Modes Count Max declared as 1
PASSED	Checking SVID 1, Mode 1	Mode declared as fixed, actual value is 0x000C0045, UUT must respond with ACK
PASSED	Checking SVID 2 Modes	Modes Count Min declared as 1
PASSED	Checking SVID 2 Modes	Modes Count Max declared as 1
FAILED	Checking SVID 2, Mode 1	Mode declared as fixed, actual value is 0x00000001, UUT must respond with ACK
TD.PD.VNDI.E4 SOP* Handling - Testing Downstream Port (trace)		
PASSED	Checking SOP* response	SOP Capable declared as

		Yes
FAILED	Checking SOP* response	SOP' Capable declared as Yes, actual is No
FAILED	Checking SOP* response	SOP" Capable declared as Yes, actual is No
FAILED	Checking SOP* response	SOP' Debug Capable declared as Yes, actual is No
FAILED	Checking SOP* response	SOP" Debug Capable declared as Yes, actual is No
TD.PD.VNDI.E4 SOP* Handling - Testing Upstream Port (trace)		
PASSED	Checking SOP* response	SOP Capable declared as Yes
PASSED	Checking SOP* response	UFP must not respond to SOP'
PASSED	Checking SOP* response	UFP must not respond to SOP"
FAILED	Checking SOP* response	SOP' Debug Capable declared as Yes, actual is No
FAILED	Checking SOP* response	SOP" Debug Capable declared as Yes, actual is No
TD.PD.VNDI.E5 Source Capabilities - Testing Downstream Port (trace)		
PASSED	Checking Rp	Source must advertise Rp for 3A @ 5V (actual CC voltage is 1.66 V)
PASSED	Checking Source PDOs	Number of Source PDOs declared as 5
PASSED	Checking Source PDO 1	Supply Type declared as Fixed
PASSED	Checking Source PDO 1	Data Role Swap bit must be 1
PASSED	Checking Source PDO 1	USB Communication Capable declared as Yes
PASSED	Checking Source PDO 1	Unconstrained Power declared as Yes
FAILED	Checking Source PDO 1	USB Suspend Supported must not be false if USB_Suspend_May_Be_Cleared is false
PASSED	Checking Source PDO 1	Dual Power Role bit must be 1
PASSED	Checking Source PDO 1	Voltage declared as 5 V
PASSED	Checking Source PDO 1	Peak Current declared as 130% IOC
PASSED	Checking Source PDO 1	Max Current declared as 3 A
PASSED	Checking Source PDO 2	Supply Type declared as Fixed

PASSED	Checking Source PDO 2	Voltage declared as 9 V
PASSED	Checking Source PDO 2	Peak Current declared as 130% IOC
PASSED	Checking Source PDO 2	Max Current declared as 3 A
PASSED	Checking Source PDO 3	Supply Type declared as Fixed
PASSED	Checking Source PDO 3	Voltage declared as 12 V
PASSED	Checking Source PDO 3	Peak Current declared as 130% IOC
PASSED	Checking Source PDO 3	Max Current declared as 3 A
PASSED	Checking Source PDO 4	Supply Type declared as Fixed
PASSED	Checking Source PDO 4	Voltage declared as 15 V
PASSED	Checking Source PDO 4	Peak Current declared as 130% IOC
PASSED	Checking Source PDO 4	Max Current declared as 3 A
PASSED	Checking Source PDO 5	Supply Type declared as Fixed
PASSED	Checking Source PDO 5	Voltage declared as 20 V
PASSED	Checking Source PDO 5	Peak Current declared as 100% IOC
PASSED	Checking Source PDO 5	Max Current declared as 3 A
PASSED	Checking Power	Guaranteed power shall be greater than or equal to 60W
PASSED	Checking Power Rules	Sources capable of 60W must have a Fixed Supply PDO of 5V 3A
PASSED	Checking Power Rules	Sources capable of 60W must have a Fixed Supply PDO of 9V 3A
PASSED	Checking Power Rules	Sources capable of 60W must have a Fixed Supply PDO of 15V 3A
PASSED	Checking Power Rules	Sources capable of 60W must have a Fixed Supply PDO of 20V 3A
PASSED	Sending DR_Swap	PUT must respond with Accept or Wait
PASSED	Sending PR_Swap	PUT must respond with Reject

TD.PD.VNDI.E6 Sink Capabilities - Testing Upstream Port ([trace](#))

PASSED	Checking Sink PDOs	PD2 Num_Snk_PDOs declared as 1, actual was 1
PASSED	Checking Sink PDO 1	Supply Type declared as Fixed
PASSED	Checking Sink PDO 1	Data Role Swap bit must be 1
PASSED	Checking Sink PDO 1	USB Communication Capable declared as Yes
PASSED	Checking Sink PDO 1	Unconstrained Power

PASSED	Checking Sink PDO 1	declared as Yes
PASSED	Checking Sink PDO 1	Higher Capability declared as No
PASSED	Checking Sink PDO 1	Dual Power Role bit must be 1
PASSED	Checking Sink PDO 1	Voltage declared as 5 V
PASSED	Checking Sink PDO 1	Operating Current declared as 900 mA
PASSED	Checking Power	Max consumed power shall be less than or equal to 4.5W
PASSED	Sending DR_Swap	PUT must respond with Reject
PASSED	Sending PR_Swap	PUT must respond with Accept or Wait

TD.PD.VNDI.E7 Accepts PR_Swap as Source - Testing Downstream Port ([trace](#))

PASSED	Sending PR_Swap	UUT must respond with Reject
---------------	-----------------	------------------------------

TD.PD.VNDI.E8 Accepts PR_Swap as Sink - Testing Upstream Port ([trace](#))

PASSED	Sending PR_Swap	UUT must respond with Accept
---------------	-----------------	------------------------------

TD.PD.VNDI.E9 Requests PR_Swap as Source - Testing Downstream Port ([trace](#))

PASSED	Waiting PR_Swap	UUT must not send PR_Swap
---------------	-----------------	---------------------------

TD.PD.VNDI.E10 Requests PR_Swap as Sink - Testing Upstream Port ([trace](#))

PASSED	Waiting PR_Swap	UUT must send PR_Swap within 500 ms
---------------	-----------------	-------------------------------------

TD.PD.VNDI.E11 DisplayPort Alt-Modes - Testing Upstream Port ([trace](#))

PASSED	Checking Modes	Modes Count declared as 1
PASSED	Checking Mode 1	Port Capability declared as UFP_D Capable
PASSED	Checking Mode 1	Supports DP v1.3 declared as Yes
FAILED	Checking Mode 1	Supports USB Gen 2 declared as Yes, actual is No
PASSED	Checking Mode 1	Receptacle Indication declared as DP on Type-C Receptacle
PASSED	Checking Mode 1	USB 2.0 Not Required declared as No
PASSED	Checking Mode 1	A Supported declared as

PASSED	Checking Mode 1	No
		B Supported declared as No
PASSED	Checking Mode 1	C Supported declared as No
PASSED	Checking Mode 1	D Supported declared as No
PASSED	Checking Mode 1	E Supported declared as No
PASSED	Checking Mode 1	F Supported declared as No
PASSED	Checking Mode 1	A Supported declared as No
PASSED	Checking Mode 1	B Supported declared as No
PASSED	Checking Mode 1	C Supported declared as Yes
PASSED	Checking Mode 1	D Supported declared as Yes
PASSED	Checking Mode 1	E Supported declared as No

USB PD 3.0 Consistency Tests

Test suite overall result Passed		
TD.PD.VNDI3.E1 Source Capabilities - Testing Downstream Port (trace)		
PASSED	Checking SourceCapabilities Message	PD_Specification_Revision declared as 1, actual was 1
PASSED	Checking SourceCapabilities Message	Num_Src_PDOs declared as 5, actual was 5
TD.PD.VNDI3.E2 Request - Testing Upstream Port (trace)		
PASSED	Checking Request Message	PD_Specification_Revision declared as 1, actual was 1
TD.PD.VNDI3.E3 VDM Identity - Testing Downstream Port (trace)		
SKIPPED	Running Test	Specification Revision is not Rev 3.0
TD.PD.VNDI3.E3 VDM Identity - Testing Upstream Port (trace)		
SKIPPED	Running Test	Specification Revision is not Rev 3.0
TD.PD.VNDI3.E4 Manufacturer Info - Testing Downstream Port (trace)		
SKIPPED	Running Test	Specification Revision is

TD.PD.VNDI3.E4 Manufacturer Info - Testing Upstream Port (trace)		
SKIPPED	Running Test	Specification Revision is not declared as Rev 3.0
TD.PD.VNDI3.E5 Chunking Implemented - Testing Downstream Port (trace)		
SKIPPED	Running Test	Specification Revision is not declared as Rev 3.0
TD.PD.VNDI3.E5 Chunking Implemented - Testing Upstream Port (trace)		
SKIPPED	Running Test	Specification Revision is not declared as Rev 3.0
TD.PD.VNDI3.E6 Unchunked Extended Messages Supported - Testing Downstream Port (trace)		
SKIPPED	Running Test	Specification Revision is not Rev 3.0
TD.PD.VNDI3.E6 Unchunked Extended Messages Supported - Testing Upstream Port (trace)		
SKIPPED	Running Test	Specification Revision is not Rev 3.0
TD.PD.VNDI3.E7 Security Messages Supported - Testing Downstream Port (trace)		
SKIPPED	Running Test	Specification Revision is not declared as Rev 3.0
TD.PD.VNDI3.E7 Security Messages Supported - Testing Upstream Port (trace)		
SKIPPED	Running Test	Specification Revision is not declared as Rev 3.0
TD.PD.VNDI3.E8 Sink Capabilities - Testing Upstream Port (trace)		
SKIPPED	Running Test	Specification Revision is not Rev 3.0
TD.PD.VNDI3.E9 Source Capabilities Extended - Testing Downstream Port (trace)		
SKIPPED	Running Test	Specification Revision is not Rev 3.0
TD.PD.VNDI3.E10 PR_Swap - Source - Testing Downstream Port (trace)		
SKIPPED	Running Test	Specification Revision is not Rev 3.0
TD.PD.VNDI3.E11 PR_Swap - Sink - Testing Upstream Port (trace)		
SKIPPED	Running Test	Specification Revision is not Rev 3.0
TD.PD.VNDI3.E12 FR_Swap Without Signaling - Source - Testing Downstream Port (trace)		
SKIPPED	Running Test	Specification Revision is

USB Type-C Tests

Test suite overall result **Passed**

TD.PD.C.E1 DFP Attach/Detach Detection - Testing Downstream Port ([trace](#))

PASSED	Applying no terms	Vbus is 24 mV, must be in range 0 V to 250 mV
PASSED	Applying 1k to GND on CC	Vbus is 24 mV, must be in range 0 V to 250 mV
PASSED	Applying 1k to GND on Vconn	Vbus is 24 mV, must be in range 0 V to 250 mV
PASSED	Applying 1k to GND on Vconn	Vconn is 0 V, must be in range 0 V to 750 mV
PASSED	Applying 5k -20% to GND on CC	Vbus is 5.17 V, must be in range 4.4 V to 5.5 V
PASSED	Applying 5k +20% to GND on CC	Vbus is 5.17 V, must be in range 4.4 V to 5.5 V
PASSED	Removing terms	Vbus is 540 mV, must be in range 0 V to 850 mV

TD.PD.C.E2 UFP Rp - Testing Upstream Port ([trace](#))

PASSED	Applying 56k +10% to +5V on CC	Vcc is 372 mV, must be in range 250 mV to 1.5 V
PASSED	Applying 56k -10% to +5V on CC	Vcc is 451 mV, must be in range 250 mV to 1.5 V
PASSED	Applying 22k +10% to +5V on CC	Vcc is 855 mV, must be in range 450 mV to 1.5 V
PASSED	Applying 22k -10% to +5V on CC	Vcc is 996 mV, must be in range 450 mV to 1.5 V
PASSED	Applying 10k +10% to +5V on CC	Vcc is 1.56 V, must be in range 850 mV to 2.45 V
PASSED	Applying 10k -10% to +5V on CC	Vcc is 1.78 V, must be in range 850 mV to 2.45 V

TD.PD.C.E5 DRP - Testing Dual Role Port ([trace](#))

PASSED	Applying 100k to GND on CC	tUtSrc + tUtSink is 85.8 ms, must be in range 50 ms to 100 ms
PASSED	Applying 100k to GND on CC	tUtSrc ratio is 70%, must be in range 30% to 70%
PASSED	Applying 10k to +5V on CC	Vcc is 1.64 V, must be in range 850 mV to 2.5 V
PASSED	Applying 5k to GND on CC	Vbus is 5.16 V, must be in range 4.4 V to 5.5 V
PASSED	Removing terms	Vbus is 522 mV, must be

USB Type-C Functional Tests

Test suite overall result **Failed**

TD.4.1.1 Initial Voltage - Testing Downstream Port [\(trace\)](#)

PASSED	Applying No Terms	PUT SSRX and SSTX pins must be in USB Safe State
PASSED	Applying No Terms	PUT must not source Vbus
PASSED	Applying Source Terms	PUT must not source Vbus
PASSED	Applying Cable Terms	PUT must not source Vbus
PASSED	Applying Cable Terms	PUT must not source Vconn

TD.4.1.1 Initial Voltage - Testing Upstream Port [\(trace\)](#)

PASSED	Applying No Terms	PUT SSRX and SSTX pins must be in USB Safe State
PASSED	Applying No Terms	PUT must not source Vbus

TD.4.5.1 DRP Connect Sink - Testing Dual Role Port [\(trace\)](#)

SKIPPED	Setting up device	PUT does implement Try.SRC, test skipped
----------------	-------------------	--

TD.4.5.2 DRP Connect SNKAS - Testing Dual Role Port [\(trace\)](#)

SKIPPED	Setting up device	PUT does implement Try.SRC, test skipped
----------------	-------------------	--

TD.4.5.3 DRP Connect Source - Testing Dual Role Port [\(trace\)](#)

SKIPPED	Setting up device	PUT does implement Try.SRC, test skipped
----------------	-------------------	--

TD.4.5.4 DRP Connect DRP - Testing Dual Role Port [\(trace\)](#)

SKIPPED	Setting up device	PUT does implement Try.SRC, test skipped
----------------	-------------------	--

TD.4.5.5 DRP Connect Try.SRC DRP - Testing Dual Role Port [\(trace\)](#)

SKIPPED	Setting up device	PUT does implement Try.SRC, test skipped
----------------	-------------------	--

TD.4.5.6 DRP Connect Try.SNK DRP - Testing Dual Role Port [\(trace\)](#)

SKIPPED	Setting up device	PUT does implement
----------------	-------------------	--------------------

TD.4.6.1 Try.SRC DRP Connect Source - Testing Dual Role Port ([trace](#))

PASSED	Applying Source Terms	PUT must transition to Unattached.SNK within 70 ms (actual was 46.1 ms)
PASSED	Applying VBUS	PUT must transition to Try.SRC
PASSED	Removing VBUS	PUT must transition to TryWait.SNK within 75 ms to 150 ms (actual was 75.5 ms)
PASSED	Applying VBUS	PUT must transition to Attached.SNK
PASSED	Applying VBUS	PUT must sink no more than 100 mA (actual was 0 A)
PASSED	Applying VBUS	PUT_R must not source Vconn (0 V measured)

TD.4.6.2 Try.SRC DRP Connect DRP - Testing Dual Role Port ([trace](#))

INFO	Starting Subtest 1	Using tDrp = 50 ms, dcSRC.DRP = 30%
INFO	Applying Source Terms	Rd is present in step 3 for longer than tCCDebounce
PASSED	Applying VBUS	PUT must advertise Rp terminations within 120 ms
INFO	Applying Sink Terms	Going to step 5
FAILED	Applying Sink Terms	PUT must enable VBUS within 100 ms to 475 ms
FAILED	Applying Sink Terms	PUT_R must source Vconn
PASSED	Removing Terms	PUT must transition to TryWait.SNK within 650 ms (actual was 0 s)
FAILED	Removing Terms	PUT must transition to Unattached.SRC within 90 ms

TD.4.6.3 Try.SRC DRP Connect Try.SRC DRP - Testing Dual Role Port ([trace](#))

PASSED	Applying Sink Terms	PUT must transition to Unattached.SRC within 70 ms (actual was 20.8 ms)
PASSED	Applying Sink Terms	PUT must apply Rp for 100 ms
PASSED	Applying Sink Terms	PUT must enable VBUS within 375 ms (actual was 6.81 ms)

PASSED	Entering Try.SRC	PUT must transition to TryWait.SNK
PASSED	Entering Attached.SRC	PUT must sink no more than 100 mA (actual was 0 A)
TD.4.6.4 Try.SRC DRP Connect Try.SNK DRP - Testing Dual Role Port (trace)		
PASSED	Applying Source Terms	PUT must transition to Unattached.SNK within 70 ms (actual was 0 s)
PASSED	Applying Source Terms	PUT must apply Rd for 100 ms
PASSED	Entering Try.SNK	PUT must present Rp within 20 ms (actual was 0 s)
PASSED	Entering Try.SNK	PUT must enable VBUS within 275 ms (actual was 0 s)
PASSED	Removing Terms	PUT must disable VBUS within 650 ms (actual was 320 ms)
PASSED	Removing Terms	PUT must transition to Unattached.SNK or TryWait.SNK within 20 ms (actual was 9.49 ms)
TD.4.6.5 Try.SRC DRP Connect Sink - Testing Dual Role Port (trace)		
PASSED	Applying Sink Terms	PUT_R must transition to Unattached.SRC
PASSED	Applying Cable Terms	PUT must transition to Unattached.SNK within 20 ms (actual was 3.4 ms)
PASSED	Applying Sink Terms	PUT must advertise Rp within 70 ms (actual was 0 s)
PASSED	Applying Sink Terms	PUT must enable VBUS within 100 ms to 475 ms (actual was 105 ms)
PASSED	Applying Sink Terms	PUT must stabilize VBUS before initiating USB PD communications
FAILED	Applying Sink Terms	PUT_R must source Vconn within 2 ms
PASSED	Applying Sink Terms	PUT must be ready to establish a contract
PASSED	Removing Terms	PUT must disable VBUS within 650 ms (actual was 355 ms)
PASSED	Removing Terms	PUT must transition to Unattached.SNK or

TryWait.SNK within 20 ms
(actual was 13.7 ms)

TD.4.6.6 Try.SRC DRP Connect SNKAS - Testing Dual Role Port ([trace](#))

PASSED	Applying Unattached.Accessory Terms	PUT must advertise Rd within 70 ms
PASSED	Applying Sink Terms	PUT_R must advertise Rp within 20 ms
PASSED	Applying Sink Terms	PUT must enable VBUS within 100 ms to 475 ms (actual was 105 ms)
PASSED	Removing Terms	PUT must disable VBUS within 650 ms (actual was 306 ms)
PASSED	Removing Terms	PUT must transition to TryWait.SNK within 20 ms (actual was 14.2 ms)
INFO	Removing Terms	PUT is a PUT_R, adding Ra to Vconn and repeating step 1 and 2
PASSED	Applying Unattached.Accessory Terms	PUT must advertise Rd within 70 ms

TD.4.7.1 Try.SNK DRP Connect Source - Testing Dual Role Port ([trace](#))

SKIPPED	Setting up device	PUT does not implement Try.SNK, test skipped
----------------	-------------------	--

TD.4.7.2 Try.SNK DRP Connect DRP - Testing Dual Role Port ([trace](#))

SKIPPED	Setting up device	PUT does not implement Try.SNK, test skipped
----------------	-------------------	--

TD.4.7.3 Try.SNK DRP Connect Try.SRC DRP - Testing Dual Role Port ([trace](#))

SKIPPED	Setting up device	PUT does not implement Try.SNK, test skipped
----------------	-------------------	--

TD.4.7.4 Try.SNK DRP Connect Try.SNK DRP - Testing Dual Role Port ([trace](#))

SKIPPED	Setting up device	PUT does not implement Try.SNK, test skipped
----------------	-------------------	--

TD.4.7.5 Try.SNK DRP Connect Sink - Testing Dual Role Port ([trace](#))

SKIPPED	Setting up device	PUT does not implement Try.SNK, test skipped
----------------	-------------------	--

TD.4.7.6 Try.SNK DRP Connect SNKAS - Testing Dual Role Port ([trace](#))

SKIPPED	Setting up device	PUT does not implement Try.SNK, test skipped
----------------	-------------------	--

TD.4.8.1 DRP Connect Audio Accessory - Testing Dual Role Port ([trace](#))

PASSED	Applying Audio Acc Terms	PUT must transition to Unattached.SRC within 70 ms (actual was 23.2 ms)
PASSED	Applying Audio Acc Terms	PUT must not enable VBUS
TD.4.8.3 DRP Connect Alternate Mode - Testing Dual Role Port (trace)		
PASSED	Applying Powered Acc Terms	PUT must transition to Unattached.SRC within 500 ms (actual was 0 s)
PASSED	Applying Powered Acc Terms	PUT must advertise Rp
PASSED	Applying Powered Acc Terms	PUT must enable VBUS within 100 ms to 475 ms (actual was 105 ms)
PASSED	Applying Powered Acc Terms	PUT must advertise Rp
FAILED	Applying Powered Acc Terms	PUT_R must source Vconn within 2 ms
PASSED	Removing Powered Acc Terms	PUT must disable VBUS within 650 ms (actual was 307 ms)
PASSED	Removing Powered Acc Terms	PUT must disable Vconn within 35 ms (actual was 0 s)
PASSED	Removing Powered Acc Terms	PUT must transition to Unattached.SNK within 20 ms (actual was 13.7 ms)
TD.4.9.1 Source Suspend - Testing Downstream Port (trace)		
SKIPPED	Setting up device	PUT is not a USB Host, test skipped
TD.4.9.2 USB Type-C Current Advertisement - Testing Downstream Port (trace)		
PASSED	Applying Sink Terms	PUT must present Rp-USB, Rp-1.5A or Rp-3.0A
PASSED	Applying Sink Terms	PUT_R PDOs must not advertise more than 3 A
PASSED	Applying Sink Terms	PUT must present Rp-3.0A
PASSED	Responding to Discover ID	PUT_R PDOs must not advertise more than 3 A
PASSED	Negotiating Contract	PUT must present Rp-1.5A or Rp-3.0A
TD.4.9.3 Source Power Role Swap - Testing Downstream Port (trace)		
SKIPPED	Setting up device	PUT does not support Power Role Swap as Source, test skipped
TD.4.9.4 Source Vconn Swap - Testing Downstream Port (trace)		

FAILED	Switching PUT Vconn to OFF	PUT must continue to source Vconn until sending Accept
PASSED	Switching PUT Vconn to OFF	PUT must stop sourcing Vconn within 35 ms (actual was 0 s)
FAILED	Switching PUT Vconn to ON	PUT must start sourcing Vconn before sending PsRdy

TD.4.10.1 Sink Power Sub-States - Testing Upstream Port ([trace](#))

PASSED	Applying Rp-USB	PUT must sink no more than 25 mA (actual was 0 A)
PASSED	Applying Rp-1.5A	PUT must sink no more than 1.5 A before 10 ms (actual maximum was 0 A)
PASSED	Applying Rp-1.5A	PUT must sink no more than 1.5 A after 20 ms (actual maximum was 0 A)
PASSED	Applying Rp-USB	PUT must sink no more than 25 mA after 60 ms (actual maximum was 0 A)
PASSED	Applying Rp-3.0A	PUT must sink no more than 3 A before 10 ms (actual maximum was 0 A)
PASSED	Applying Rp-3.0A	PUT must sink no more than 3 A after 20 ms (actual maximum was 0 A)
PASSED	Applying Rp-1.5A	PUT must sink no more than 1.5 A after 60 ms (actual maximum was 0 A)
PASSED	Applying Rp-3.0A	PUT must sink no more than 3 A before 10 ms (actual maximum was 0 A)
PASSED	Applying Rp-3.0A	PUT must sink no more than 3 A after 20 ms (actual maximum was 0 A)
PASSED	Applying Rp-USB	PUT must sink no more than 25 mA after 60 ms (actual maximum was 0 A)
PASSED	Applying Rp-1.5A	PUT must sink no more

		than 1.5 A before 10 ms (actual maximum was 0 A)
PASSED	Applying Rp-1.5A	PUT must sink no more than 1.5 A after 20 ms (actual maximum was 0 A)
PASSED	Applying Rp-3.0A	PUT must sink no more than 3 A before 10 ms (actual maximum was 0 A)
PASSED	Applying Rp-3.0A	PUT must sink no more than 3 A after 20 ms (actual maximum was 0 A)
TD.4.10.2 Sink Power Precedence - Testing Upstream Port (trace)		
PASSED	Enumerating USB 2.0 with Rp-USB	PUT must sink no current from Vbus (actual was 0 A)
FAILED	Enumerating USB 2.0 with Rp-USB	PUT must set bmAttributes Self-powered bit (D6) to 1
PASSED	Enumerating USB 2.0 with Rp-USB	PUT must set bMaxPower field to 0
PASSED	Applying Rp-3.0A	PUT must sink no more than 3000 mA (actual was 0 A)
PASSED	Enumerating USB 3.0 with Rp-USB	PUT must sink no current from Vbus (actual was 0 A)
PASSED	Enumerating USB 3.0 with Rp-USB	PUT must set bmAttributes Self-powered bit (D6) to 1
PASSED	Enumerating USB 3.0 with Rp-USB	PUT must set bMaxPower field to 0
PASSED	Applying Rp-3.0A	PUT must sink no more than 3000 mA (actual was 0 A)
PASSED	Offering 1.5 A PDO with Rp-1.5A	PUT must sink no more than 1500 mA (actual was 0 A)
PASSED	Enumerating USB 3.0 with Rp-1.5A	PUT must set bmAttributes Self-powered bit (D6) to 1
PASSED	Enumerating USB 3.0 with Rp-1.5A	PUT must set bMaxPower field to 0
PASSED	Enumerating USB 2.0 with Rp-1.5A	PUT must set bmAttributes Self-

PASSED	Enumerating USB 2.0 with Rp-1.5A	powered bit (D6) to 1
PASSED	Applying Rp-3.0A	PUT must set bMaxPower field to 0
PASSED	Sending Hard Reset	PUT must sink no more than 1500 mA (actual was 0 A)
		PUT must sink no more than 150 mA (actual was 0 A)
TD.4.10.3 Sink Suspend - Testing Upstream Port (trace)		
PASSED	Suspending USB 3.0 with Rp-USB	PUT must sink no more than 25 mA (actual was 0 A)
PASSED	Suspending USB 3.0 with Rp-1.5A	PUT must sink no more than 1500 mA (actual was 0 A)
PASSED	Suspending USB 3.0 with Rp-3.0A	PUT must sink no more than 3000 mA (actual was 0 A)
PASSED	Negotiating Max Possible Current	PUT must sink no more than 900 mA (actual was 0 A)
TD.4.10.4 Sink Power Role Swap - Testing Upstream Port (trace)		
PASSED	Switching PUT to Source	PUT must supply Vbus
PASSED	Switching PUT to Source	PUT must advertise Rp termination
PASSED	Switching PUT to Source	PUT_R must not source Vconn
PASSED	Switching PUT to Source	PUT_R must maintain its Data Role
PASSED	Removing Sink Terms	PUT is a Source or DRP and must apply Rp within 20 ms (actual was 78.9 ms)
PASSED	Removing Sink Terms	PUT must disable VBUS within 650 ms (actual was 449 ms)
TD.4.10.5 Sink Vconn Swap - Testing Upstream Port (trace)		
PASSED	Switching PUT Vconn to ON	PUT must start sourcing Vconn before sending PsRdy
PASSED	Switching PUT Vconn to OFF	PUT must continue to source Vconn until receiving PsRdy
FAILED	Switching PUT Vconn to OFF	PUT must stop sourcing Vconn within 35 ms

TD.4.10.6 Sink Alternate Mode - Testing Upstream Port ([trace](#))

SKIPPED	Setting up device	PUT is not an Alternate Mode Adapter, test skipped
----------------	-------------------	--

TD.4.11.1 Data Role Swap - Testing Dual Role Port ([trace](#))

SKIPPED	Switching PUT to DFP	PUT does not accept Data Role Swap as UFP, test skipped
PASSED	Switching PUT to UFP	PUT must maintain its termination
PASSED	Switching PUT to UFP	PUT must continue to source Vbus
INFO	Switching PUT back to DFP	PUT does not accept Data Role Swap as UFP, test ended

TD.4.11.2 Sink Dead Battery - Testing Upstream Port ([trace](#))

SKIPPED	Setting up device	PUT does not have a battery, test skipped
----------------	-------------------	---

TD.4.12.2 Hub Port Types - Testing Dual Role Port ([trace](#))

INFO	Checking Port #0	Starting test
FAILED	Applying Audio Acc Terms	PUT must continuously present Rp
PASSED	Applying Sink Terms	PUT must transition to Attached.SRC
PASSED	Applying Sink Terms	PUT must not send DiscoverSVIDs
PASSED	Applying Source Terms	PUT must continuously present Rd
PASSED	Applying Source Terms	PUT must not send DiscoverSVIDs
INFO	Checking Port Type	PUT was Hub UFP
INFO	Checking Port #1	Starting test
FAILED	Applying Audio Acc Terms	PUT must continuously present Rp
PASSED	Applying Sink Terms	PUT must transition to Attached.SRC
PASSED	Applying Sink Terms	PUT must not send DiscoverSVIDs
PASSED	Applying Source Terms	PUT must continuously present Rd
PASSED	Applying Source Terms	PUT must not send DiscoverSVIDs
INFO	Checking Port Type	PUT was Hub UFP
INFO	Checking Port #2	Starting test

PASSED	Applying Audio Acc Terms	PUT must continuously present Rp
PASSED	Applying Sink Terms	PUT must transition to Attached.SRC
PASSED	Applying Sink Terms	PUT must not send DiscoverSVIDs
PASSED	Applying Source Terms	PUT must continuously present Rd
PASSED	Applying Source Terms	PUT must not send DiscoverSVIDs
INFO	Checking Port Type	PUT was Hub UFP
INFO	Checking Port #3	Starting test
FAILED	Applying Audio Acc Terms	PUT must continuously present Rp
PASSED	Applying Sink Terms	PUT must transition to Attached.SRC
PASSED	Applying Sink Terms	PUT must not send DiscoverSVIDs
PASSED	Applying Source Terms	PUT must continuously present Rd
PASSED	Applying Source Terms	PUT must not send DiscoverSVIDs
INFO	Checking Port Type	PUT was Hub UFP
INFO	Checking Port #4	Starting test
PASSED	Applying Audio Acc Terms	PUT must continuously present Rp
PASSED	Applying Sink Terms	PUT must transition to Attached.SRC
PASSED	Applying Sink Terms	PUT must not send DiscoverSVIDs
PASSED	Applying Source Terms	PUT must continuously present Rd
PASSED	Applying Source Terms	PUT must not send DiscoverSVIDs
INFO	Checking Port Type	PUT was Hub UFP
INFO	Checking Port #5	Starting test
FAILED	Applying Audio Acc Terms	PUT must continuously present Rp
PASSED	Applying Sink Terms	PUT must transition to Attached.SRC
PASSED	Applying Sink Terms	PUT must not send DiscoverSVIDs
PASSED	Applying Source Terms	PUT must continuously present Rd
PASSED	Applying Source Terms	PUT must not send DiscoverSVIDs
INFO	Checking Port Type	PUT was Hub UFP

INFO	Checking Port #6	Starting test
FAILED	Applying Audio Acc Terms	PUT must continuously present Rp
PASSED	Applying Sink Terms	PUT must transition to Attached.SRC
PASSED	Applying Sink Terms	PUT must not send DiscoverSVIDs
PASSED	Applying Source Terms	PUT must continuously present Rd
PASSED	Applying Source Terms	PUT must not send DiscoverSVIDs
INFO	Checking Port Type	PUT was Hub UFP
INFO	Checking Port #7	Starting test
FAILED	Applying Audio Acc Terms	PUT must continuously present Rp
PASSED	Applying Sink Terms	PUT must transition to Attached.SRC
PASSED	Applying Sink Terms	PUT must not send DiscoverSVIDs
PASSED	Applying Source Terms	PUT must continuously present Rd
PASSED	Applying Source Terms	PUT must not send DiscoverSVIDs
INFO	Checking Port Type	PUT was Hub UFP
INFO	Checking Port #8	Starting test
PASSED	Applying Audio Acc Terms	PUT must continuously present Rp
PASSED	Applying Sink Terms	PUT must transition to Attached.SRC
PASSED	Applying Sink Terms	PUT must not send DiscoverSVIDs
PASSED	Applying Source Terms	PUT must continuously present Rd
PASSED	Applying Source Terms	PUT must not send DiscoverSVIDs
INFO	Checking Port Type	PUT was Hub UFP
INFO	Checking Port #9	Starting test
FAILED	Applying Audio Acc Terms	PUT must continuously present Rp
PASSED	Applying Sink Terms	PUT must transition to Attached.SRC
PASSED	Applying Sink Terms	PUT must not send DiscoverSVIDs
PASSED	Applying Source Terms	PUT must continuously present Rd
PASSED	Applying Source Terms	PUT must not send DiscoverSVIDs

INFO	Checking Port Type	PUT was Hub UFP
FAILED	Checking UFP Count	Hub must not have more than one Type-C UFPs (10 detected)

USB PD Physical Tests

Test suite overall result Passed		
TD.PD.PHY.E1 BIST Test Data - Testing Downstream Port (trace)		
PASSED	Sending 1000 BIST Data	UUT must respond to all BIST Data packets (1000 answered)
PASSED	Sending 1 Wrong BIST Data	UUT must not respond
PASSED	Sending 10 BIST Data	UUT must respond to all BIST Data packets (10 answered)
TD.PD.PHY.E1 BIST Test Data - Testing Upstream Port (trace)		
PASSED	Sending 1000 BIST Data	UUT must respond to all BIST Data packets (1000 answered)
PASSED	Sending 1 Wrong BIST Data	UUT must not respond
PASSED	Sending 10 BIST Data	UUT must respond to all BIST Data packets (10 answered)
TD.PD.PHY.E2 BIST Receiver Mode - Testing Downstream Port (trace)		
SKIPPED	Entering BIST Receiver	UUT does not support BIST Received mode, test skipped
TD.PD.PHY.E2 BIST Receiver Mode - Testing Upstream Port (trace)		
SKIPPED	Entering BIST Receiver	UUT does not support BIST Received mode, test skipped
TD.PD.PHY.E3 BIST Transmitter Mode - Testing Downstream Port (trace)		
SKIPPED	Entering BIST Transmitter	UUT does not support BIST Transmitter mode, test skipped
TD.PD.PHY.E3 BIST Transmitter Mode - Testing Upstream Port (trace)		
SKIPPED	Entering BIST Transmitter	UUT does not support BIST Transmitter mode, test skipped
TD.PD.PHY.E4 Transmitter Bit Rate Drift - Testing Downstream Port (trace)		

INFO	Measuring Bitrate	Measured values: Min 299'043 b/s, Ref 299'087 b/s, Max 299'087 b/s
PASSED	Measuring Bitrate	Minimum bitrate must be within 270-330 kb/s
PASSED	Measuring Bitrate	Minimum bitrate must be within -0.25 % of reference bitrate (-0.015 %)
PASSED	Measuring Bitrate	Maximum bitrate must be within 270-330 kb/s
PASSED	Measuring Bitrate	Maximum bitrate must be within +0.25 % of reference bitrate (+0 %)

TD.PD.PHY.E4 Transmitter Bit Rate Drift - Testing Upstream Port ([trace](#))

INFO	Measuring Bitrate	Measured values: Min 299'490 b/s, Ref 299'490 b/s, Max 299'535 b/s
PASSED	Measuring Bitrate	Minimum bitrate must be within 270-330 kb/s
PASSED	Measuring Bitrate	Minimum bitrate must be within -0.25 % of reference bitrate (0 %)
PASSED	Measuring Bitrate	Maximum bitrate must be within 270-330 kb/s
PASSED	Measuring Bitrate	Maximum bitrate must be within +0.25 % of reference bitrate (+0.015 %)

TD.PD.PHY.E5 Transmitter Collision Avoidance - Testing Downstream Port ([trace](#))

PASSED	Sending BIST Test Data	UUT must not send GoodCrc
PASSED	Sending BIST Test Data	UUT must not send GoodCrc

TD.PD.PHY.E5 Transmitter Collision Avoidance - Testing Upstream Port ([trace](#))

PASSED	Sending BIST Test Data	UUT must not send GoodCrc
PASSED	Sending BIST Test Data	UUT must not send GoodCrc

TD.PD.PHY.E6 Receiver Swing Tolerance - Testing Downstream Port ([trace](#))

PASSED	Setting Tx Amplitude to 1.2 V	UUT must respond to all 1000 BIST Data packets (1000 answered)
PASSED	Setting Tx Amplitude to 1.05 V	UUT must respond to all 1000 BIST Data packets

(1000 answered)

TD.PD.PHY.E6 Receiver Swing Tolerance - Testing Upstream Port ([trace](#))

PASSED	Setting Tx Amplitude to 1.2 V	UUT must respond to all 1000 BIST Data packets (1000 answered)
PASSED	Setting Tx Amplitude to 1.05 V	UUT must respond to all 1000 BIST Data packets (1000 answered)

TD.PD.PHY.E7 Receiver Bit Rate Tolerance - Testing Downstream Port ([trace](#))

PASSED	Setting Tx Bit Rate to 330 kb/s	UUT must respond to all 1000 BIST Data packets (1000 answered)
PASSED	Setting Tx Bit Rate to 270 kb/s	UUT must respond to all 1000 BIST Data packets (1000 answered)

TD.PD.PHY.E7 Receiver Bit Rate Tolerance - Testing Upstream Port ([trace](#))

PASSED	Setting Tx Bit Rate to 330 kb/s	UUT must respond to all 1000 BIST Data packets (1000 answered)
PASSED	Setting Tx Bit Rate to 270 kb/s	UUT must respond to all 1000 BIST Data packets (1000 answered)

TD.PD.PHY.E8 Receiver Bit Rate Deviation Tolerance - Testing Downstream Port ([trace](#))

PASSED	Deviating Tx Bit Rate to -0.25%	UUT must respond to all 1000 BIST Data packets (1000 answered)
PASSED	Deviating Tx Bit Rate to +0.25%	UUT must respond to all 1000 BIST Data packets (1000 answered)

TD.PD.PHY.E8 Receiver Bit Rate Deviation Tolerance - Testing Upstream Port ([trace](#))

PASSED	Deviating Tx Bit Rate to -0.25%	UUT must respond to all 1000 BIST Data packets (1000 answered)
PASSED	Deviating Tx Bit Rate to +0.25%	UUT must respond to all 1000 BIST Data packets (1000 answered)

TD.PD.PHY.E9 Valid SOP Framing - Testing Downstream Port ([trace](#))

PASSED	Sending Perfect BIST Data	UUT must respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 0, bit 0, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol

		0, bit 1, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 0, bit 2, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 0, bit 3, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 0, bit 4, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 1, bit 0, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 1, bit 1, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 1, bit 2, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 1, bit 3, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 1, bit 4, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 2, bit 0, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 2, bit 1, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 2, bit 2, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 2, bit 3, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 2, bit 4, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 3, bit 0, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 3, bit 1, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 3, bit 2, UUT should respond

INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 3, bit 3, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 3, bit 4, UUT should respond

TD.PD.PHY.E9 Valid SOP Framing - Testing Upstream Port ([trace](#))

PASSED	Sending Perfect BIST Data	UUT must respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 0, bit 0, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 0, bit 1, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 0, bit 2, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 0, bit 3, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 0, bit 4, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 1, bit 0, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 1, bit 1, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 1, bit 2, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 1, bit 3, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 1, bit 4, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 2, bit 0, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 2, bit 1, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 2, bit 2, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 2, bit 3, UUT should

INFO	Sending 200 Valid BIST Data	respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 2, bit 4, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 3, bit 0, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 3, bit 1, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 3, bit 2, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 3, bit 3, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 3, bit 4, UUT should respond
TD.PD.PHY.E10 Invalid SOP Framing - Testing Downstream Port (trace)		
PASSED	Sending 60 Wrong BIST Data	Bitflip in framing symbols 0 and 1, UUT must not respond
PASSED	Sending 60 Wrong BIST Data	Bitflip in framing symbols 0 and 2, UUT must not respond
PASSED	Sending 60 Wrong BIST Data	Bitflip in framing symbols 0 and 3, UUT must not respond
PASSED	Sending 60 Wrong BIST Data	Bitflip in framing symbols 1 and 2, UUT must not respond
PASSED	Sending 60 Wrong BIST Data	Bitflip in framing symbols 1 and 3, UUT must not respond
PASSED	Sending 60 Wrong BIST Data	Bitflip in framing symbols 2 and 3, UUT must not respond
TD.PD.PHY.E10 Invalid SOP Framing - Testing Upstream Port (trace)		
PASSED	Sending 60 Wrong BIST Data	Bitflip in framing symbols 0 and 1, UUT must not respond
PASSED	Sending 60 Wrong BIST Data	Bitflip in framing symbols 0 and 2, UUT must not respond
PASSED	Sending 60 Wrong BIST Data	Bitflip in framing symbols 0 and 3, UUT must not

PASSED	Sending 60 Wrong BIST Data	respond
PASSED	Sending 60 Wrong BIST Data	Bitflip in framing symbols 1 and 2, UUT must not respond
PASSED	Sending 60 Wrong BIST Data	Bitflip in framing symbols 1 and 3, UUT must not respond
PASSED	Sending 60 Wrong BIST Data	Bitflip in framing symbols 2 and 3, UUT must not respond

TD.PD.PHY.E11 Valid SOP' Framing - Testing Downstream Port ([trace](#))

INFO	Sending Perfect BIST Data	UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 0, bit 0, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 0, bit 1, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 0, bit 2, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 0, bit 3, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 0, bit 4, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 1, bit 0, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 1, bit 1, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 1, bit 2, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 1, bit 3, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 1, bit 4, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 2, bit 0, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 2, bit 1, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol

		2, bit 2, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 2, bit 3, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 2, bit 4, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 3, bit 0, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 3, bit 1, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 3, bit 2, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 3, bit 3, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 3, bit 4, UUT should respond

TD.PD.PHY.E11 Valid SOP' Framing - Testing Upstream Port ([trace](#))

INFO	Sending Perfect BIST Data	UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 0, bit 0, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 0, bit 1, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 0, bit 2, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 0, bit 3, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 0, bit 4, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 1, bit 0, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 1, bit 1, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol

		1, bit 2, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 1, bit 3, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 1, bit 4, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 2, bit 0, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 2, bit 1, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 2, bit 2, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 2, bit 3, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 2, bit 4, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 3, bit 0, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 3, bit 1, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 3, bit 2, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 3, bit 3, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 3, bit 4, UUT should respond

TD.PD.PHY.E12 Invalid SOP' Framing - Testing Downstream Port ([trace](#))

PASSED	Sending 60 Wrong BIST Data	Bitflip in framing symbols 0 and 1, UUT must not respond
PASSED	Sending 60 Wrong BIST Data	Bitflip in framing symbols 0 and 2, UUT must not respond
PASSED	Sending 60 Wrong BIST Data	Bitflip in framing symbols 0 and 3, UUT must not respond
PASSED	Sending 60 Wrong BIST Data	Bitflip in framing symbols

		1 and 2, UUT must not respond
PASSED	Sending 60 Wrong BIST Data	Bitflip in framing symbols 1 and 3, UUT must not respond
PASSED	Sending 60 Wrong BIST Data	Bitflip in framing symbols 2 and 3, UUT must not respond
TD.PD.PHY.E12 Invalid SOP' Framing - Testing Upstream Port (trace)		
PASSED	Sending 60 Wrong BIST Data	Bitflip in framing symbols 0 and 1, UUT must not respond
PASSED	Sending 60 Wrong BIST Data	Bitflip in framing symbols 0 and 2, UUT must not respond
PASSED	Sending 60 Wrong BIST Data	Bitflip in framing symbols 0 and 3, UUT must not respond
PASSED	Sending 60 Wrong BIST Data	Bitflip in framing symbols 1 and 2, UUT must not respond
PASSED	Sending 60 Wrong BIST Data	Bitflip in framing symbols 1 and 3, UUT must not respond
PASSED	Sending 60 Wrong BIST Data	Bitflip in framing symbols 2 and 3, UUT must not respond
TD.PD.PHY.E13 Valid SOP" Framing - Testing Downstream Port (trace)		
INFO	Sending Perfect BIST Data	UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 0, bit 0, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 0, bit 1, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 0, bit 2, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 0, bit 3, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 0, bit 4, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 1, bit 0, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol

		1, bit 1, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 1, bit 2, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 1, bit 3, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 1, bit 4, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 2, bit 0, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 2, bit 1, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 2, bit 2, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 2, bit 3, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 2, bit 4, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 3, bit 0, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 3, bit 1, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 3, bit 2, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 3, bit 3, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 3, bit 4, UUT should respond
TD.PD.PHY.E13 Valid SOP" Framing - Testing Upstream Port (trace)		
INFO	Sending Perfect BIST Data	UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 0, bit 0, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 0, bit 1, UUT should

		respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 0, bit 2, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 0, bit 3, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 0, bit 4, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 1, bit 0, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 1, bit 1, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 1, bit 2, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 1, bit 3, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 1, bit 4, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 2, bit 0, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 2, bit 1, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 2, bit 2, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 2, bit 3, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 2, bit 4, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 3, bit 0, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 3, bit 1, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol 3, bit 2, UUT should respond
INFO	Sending 200 Valid BIST Data	Bitflip in framing symbol

INFO	Sending 200 Valid BIST Data	3, bit 3, UUT should respond
		Bitflip in framing symbol 3, bit 4, UUT should respond
TD.PD.PHY.E14 Invalid SOP" Framing - Testing Downstream Port (trace)		
PASSED	Sending 60 Wrong BIST Data	Bitflip in framing symbols 0 and 1, UUT must not respond
PASSED	Sending 60 Wrong BIST Data	Bitflip in framing symbols 0 and 2, UUT must not respond
PASSED	Sending 60 Wrong BIST Data	Bitflip in framing symbols 0 and 3, UUT must not respond
PASSED	Sending 60 Wrong BIST Data	Bitflip in framing symbols 1 and 2, UUT must not respond
PASSED	Sending 60 Wrong BIST Data	Bitflip in framing symbols 1 and 3, UUT must not respond
PASSED	Sending 60 Wrong BIST Data	Bitflip in framing symbols 2 and 3, UUT must not respond
TD.PD.PHY.E14 Invalid SOP" Framing - Testing Upstream Port (trace)		
PASSED	Sending 60 Wrong BIST Data	Bitflip in framing symbols 0 and 1, UUT must not respond
PASSED	Sending 60 Wrong BIST Data	Bitflip in framing symbols 0 and 2, UUT must not respond
PASSED	Sending 60 Wrong BIST Data	Bitflip in framing symbols 0 and 3, UUT must not respond
PASSED	Sending 60 Wrong BIST Data	Bitflip in framing symbols 1 and 2, UUT must not respond
PASSED	Sending 60 Wrong BIST Data	Bitflip in framing symbols 1 and 3, UUT must not respond
PASSED	Sending 60 Wrong BIST Data	Bitflip in framing symbols 2 and 3, UUT must not respond
TD.PD.PHY.E15 Valid SOP'/" Debug Framings - Testing Downstream Port (trace)		
PASSED	Sending SOP'_Debug BIST Data	Bitflip in framing symbol 0, bit 0, UUT must not respond

PASSED	Sending SOP'_Debug BIST Data	Bitflip in framing symbol 0, bit 1, UUT must not respond
PASSED	Sending SOP'_Debug BIST Data	Bitflip in framing symbol 0, bit 2, UUT must not respond
PASSED	Sending SOP'_Debug BIST Data	Bitflip in framing symbol 0, bit 3, UUT must not respond
PASSED	Sending SOP'_Debug BIST Data	Bitflip in framing symbol 0, bit 4, UUT must not respond
PASSED	Sending SOP'_Debug BIST Data	Bitflip in framing symbol 1, bit 0, UUT must not respond
PASSED	Sending SOP'_Debug BIST Data	Bitflip in framing symbol 1, bit 1, UUT must not respond
PASSED	Sending SOP'_Debug BIST Data	Bitflip in framing symbol 1, bit 2, UUT must not respond
PASSED	Sending SOP'_Debug BIST Data	Bitflip in framing symbol 1, bit 3, UUT must not respond
PASSED	Sending SOP'_Debug BIST Data	Bitflip in framing symbol 1, bit 4, UUT must not respond
PASSED	Sending SOP'_Debug BIST Data	Bitflip in framing symbol 2, bit 0, UUT must not respond
PASSED	Sending SOP'_Debug BIST Data	Bitflip in framing symbol 2, bit 1, UUT must not respond
PASSED	Sending SOP'_Debug BIST Data	Bitflip in framing symbol 2, bit 2, UUT must not respond
PASSED	Sending SOP'_Debug BIST Data	Bitflip in framing symbol 2, bit 3, UUT must not respond
PASSED	Sending SOP'_Debug BIST Data	Bitflip in framing symbol 2, bit 4, UUT must not respond
PASSED	Sending SOP'_Debug BIST Data	Bitflip in framing symbol 3, bit 0, UUT must not respond
PASSED	Sending SOP'_Debug BIST Data	Bitflip in framing symbol 3, bit 1, UUT must not respond
PASSED	Sending SOP'_Debug BIST Data	Bitflip in framing symbol 3, bit 2, UUT must not

PASSED	Sending SOP'_Debug BIST Data	respond
PASSED	Sending SOP'_Debug BIST Data	Bitflip in framing symbol 3, bit 3, UUT must not respond
PASSED	Sending SOP'_Debug BIST Data	Bitflip in framing symbol 3, bit 4, UUT must not respond
PASSED	Sending SOP"_Debug BIST Data	Bitflip in framing symbol 0, bit 0, UUT must not respond
PASSED	Sending SOP"_Debug BIST Data	Bitflip in framing symbol 0, bit 1, UUT must not respond
PASSED	Sending SOP"_Debug BIST Data	Bitflip in framing symbol 0, bit 2, UUT must not respond
PASSED	Sending SOP"_Debug BIST Data	Bitflip in framing symbol 0, bit 3, UUT must not respond
PASSED	Sending SOP"_Debug BIST Data	Bitflip in framing symbol 0, bit 4, UUT must not respond
PASSED	Sending SOP"_Debug BIST Data	Bitflip in framing symbol 1, bit 0, UUT must not respond
PASSED	Sending SOP"_Debug BIST Data	Bitflip in framing symbol 1, bit 1, UUT must not respond
PASSED	Sending SOP"_Debug BIST Data	Bitflip in framing symbol 1, bit 2, UUT must not respond
PASSED	Sending SOP"_Debug BIST Data	Bitflip in framing symbol 1, bit 3, UUT must not respond
PASSED	Sending SOP"_Debug BIST Data	Bitflip in framing symbol 1, bit 4, UUT must not respond
PASSED	Sending SOP"_Debug BIST Data	Bitflip in framing symbol 2, bit 0, UUT must not respond
PASSED	Sending SOP"_Debug BIST Data	Bitflip in framing symbol 2, bit 1, UUT must not respond
PASSED	Sending SOP"_Debug BIST Data	Bitflip in framing symbol 2, bit 2, UUT must not respond
PASSED	Sending SOP"_Debug BIST Data	Bitflip in framing symbol 2, bit 3, UUT must not respond
PASSED	Sending SOP"_Debug BIST Data	Bitflip in framing symbol

		2, bit 4, UUT must not respond
PASSED	Sending SOP"_Debug BIST Data	Bitflip in framing symbol 3, bit 0, UUT must not respond
PASSED	Sending SOP"_Debug BIST Data	Bitflip in framing symbol 3, bit 1, UUT must not respond
PASSED	Sending SOP"_Debug BIST Data	Bitflip in framing symbol 3, bit 2, UUT must not respond
PASSED	Sending SOP"_Debug BIST Data	Bitflip in framing symbol 3, bit 3, UUT must not respond
PASSED	Sending SOP"_Debug BIST Data	Bitflip in framing symbol 3, bit 4, UUT must not respond
TD.PD.PHY.E15 Valid SOP'/" Debug Framings - Testing Upstream Port (trace)		
PASSED	Sending SOP'_Debug BIST Data	Bitflip in framing symbol 0, bit 0, UUT must not respond
PASSED	Sending SOP'_Debug BIST Data	Bitflip in framing symbol 0, bit 1, UUT must not respond
PASSED	Sending SOP'_Debug BIST Data	Bitflip in framing symbol 0, bit 2, UUT must not respond
PASSED	Sending SOP'_Debug BIST Data	Bitflip in framing symbol 0, bit 3, UUT must not respond
PASSED	Sending SOP'_Debug BIST Data	Bitflip in framing symbol 0, bit 4, UUT must not respond
PASSED	Sending SOP'_Debug BIST Data	Bitflip in framing symbol 1, bit 0, UUT must not respond
PASSED	Sending SOP'_Debug BIST Data	Bitflip in framing symbol 1, bit 1, UUT must not respond
PASSED	Sending SOP'_Debug BIST Data	Bitflip in framing symbol 1, bit 2, UUT must not respond
PASSED	Sending SOP'_Debug BIST Data	Bitflip in framing symbol 1, bit 3, UUT must not respond
PASSED	Sending SOP'_Debug BIST Data	Bitflip in framing symbol 1, bit 4, UUT must not respond

PASSED	Sending SOP'_Debug BIST Data	Bitflip in framing symbol 2, bit 0, UUT must not respond
PASSED	Sending SOP'_Debug BIST Data	Bitflip in framing symbol 2, bit 1, UUT must not respond
PASSED	Sending SOP'_Debug BIST Data	Bitflip in framing symbol 2, bit 2, UUT must not respond
PASSED	Sending SOP'_Debug BIST Data	Bitflip in framing symbol 2, bit 3, UUT must not respond
PASSED	Sending SOP'_Debug BIST Data	Bitflip in framing symbol 2, bit 4, UUT must not respond
PASSED	Sending SOP'_Debug BIST Data	Bitflip in framing symbol 3, bit 0, UUT must not respond
PASSED	Sending SOP'_Debug BIST Data	Bitflip in framing symbol 3, bit 1, UUT must not respond
PASSED	Sending SOP'_Debug BIST Data	Bitflip in framing symbol 3, bit 2, UUT must not respond
PASSED	Sending SOP'_Debug BIST Data	Bitflip in framing symbol 3, bit 3, UUT must not respond
PASSED	Sending SOP'_Debug BIST Data	Bitflip in framing symbol 3, bit 4, UUT must not respond
PASSED	Sending SOP"_Debug BIST Data	Bitflip in framing symbol 0, bit 0, UUT must not respond
PASSED	Sending SOP"_Debug BIST Data	Bitflip in framing symbol 0, bit 1, UUT must not respond
PASSED	Sending SOP"_Debug BIST Data	Bitflip in framing symbol 0, bit 2, UUT must not respond
PASSED	Sending SOP"_Debug BIST Data	Bitflip in framing symbol 0, bit 3, UUT must not respond
PASSED	Sending SOP"_Debug BIST Data	Bitflip in framing symbol 0, bit 4, UUT must not respond
PASSED	Sending SOP"_Debug BIST Data	Bitflip in framing symbol 1, bit 0, UUT must not respond
PASSED	Sending SOP"_Debug BIST Data	Bitflip in framing symbol

		1, bit 1, UUT must not respond
PASSED	Sending SOP"_Debug BIST Data	Bitflip in framing symbol 1, bit 2, UUT must not respond
PASSED	Sending SOP"_Debug BIST Data	Bitflip in framing symbol 1, bit 3, UUT must not respond
PASSED	Sending SOP"_Debug BIST Data	Bitflip in framing symbol 1, bit 4, UUT must not respond
PASSED	Sending SOP"_Debug BIST Data	Bitflip in framing symbol 2, bit 0, UUT must not respond
PASSED	Sending SOP"_Debug BIST Data	Bitflip in framing symbol 2, bit 1, UUT must not respond
PASSED	Sending SOP"_Debug BIST Data	Bitflip in framing symbol 2, bit 2, UUT must not respond
PASSED	Sending SOP"_Debug BIST Data	Bitflip in framing symbol 2, bit 3, UUT must not respond
PASSED	Sending SOP"_Debug BIST Data	Bitflip in framing symbol 2, bit 4, UUT must not respond
PASSED	Sending SOP"_Debug BIST Data	Bitflip in framing symbol 3, bit 0, UUT must not respond
PASSED	Sending SOP"_Debug BIST Data	Bitflip in framing symbol 3, bit 1, UUT must not respond
PASSED	Sending SOP"_Debug BIST Data	Bitflip in framing symbol 3, bit 2, UUT must not respond
PASSED	Sending SOP"_Debug BIST Data	Bitflip in framing symbol 3, bit 3, UUT must not respond
PASSED	Sending SOP"_Debug BIST Data	Bitflip in framing symbol 3, bit 4, UUT must not respond
TD.PD.PHY.E16 Valid Hard Reset Framing - Testing Downstream Port (trace)		
PASSED	Sending Perfect Hard Reset	UUT must process Hard Reset
INFO	Sending 20 Valid Hard Reset	Bitflip in framing symbol 0, bit 0, UUT should process Hard Reset
INFO	Sending 20 Valid Hard Reset	Bitflip in framing symbol 0, bit 1, UUT should

		process Hard Reset
INFO	Sending 20 Valid Hard Reset	Bitflip in framing symbol 0, bit 2, UUT should process Hard Reset
INFO	Sending 20 Valid Hard Reset	Bitflip in framing symbol 0, bit 3, UUT should process Hard Reset
INFO	Sending 20 Valid Hard Reset	Bitflip in framing symbol 0, bit 4, UUT should process Hard Reset
INFO	Sending 20 Valid Hard Reset	Bitflip in framing symbol 1, bit 0, UUT should process Hard Reset
INFO	Sending 20 Valid Hard Reset	Bitflip in framing symbol 1, bit 1, UUT should process Hard Reset
INFO	Sending 20 Valid Hard Reset	Bitflip in framing symbol 1, bit 2, UUT should process Hard Reset
INFO	Sending 20 Valid Hard Reset	Bitflip in framing symbol 1, bit 3, UUT should process Hard Reset
INFO	Sending 20 Valid Hard Reset	Bitflip in framing symbol 1, bit 4, UUT should process Hard Reset
INFO	Sending 20 Valid Hard Reset	Bitflip in framing symbol 2, bit 0, UUT should process Hard Reset
INFO	Sending 20 Valid Hard Reset	Bitflip in framing symbol 2, bit 1, UUT should process Hard Reset
INFO	Sending 20 Valid Hard Reset	Bitflip in framing symbol 2, bit 2, UUT should process Hard Reset
INFO	Sending 20 Valid Hard Reset	Bitflip in framing symbol 2, bit 3, UUT should process Hard Reset
INFO	Sending 20 Valid Hard Reset	Bitflip in framing symbol 2, bit 4, UUT should process Hard Reset
INFO	Sending 20 Valid Hard Reset	Bitflip in framing symbol 3, bit 0, UUT should process Hard Reset
INFO	Sending 20 Valid Hard Reset	Bitflip in framing symbol 3, bit 1, UUT should process Hard Reset
INFO	Sending 20 Valid Hard Reset	Bitflip in framing symbol 3, bit 2, UUT should process Hard Reset

INFO	Sending 20 Valid Hard Reset	Bitflip in framing symbol 3, bit 3, UUT should process Hard Reset
INFO	Sending 20 Valid Hard Reset	Bitflip in framing symbol 3, bit 4, UUT should process Hard Reset

TD.PD.PHY.E16 Valid Hard Reset Framing - Testing Upstream Port ([trace](#))

PASSED	Sending Perfect Hard Reset	UUT must process Hard Reset
PASSED	Sending 20 Valid Hard Reset	Bitflip in framing symbol 0, bit 0, UUT should process Hard Reset
PASSED	Sending 20 Valid Hard Reset	Bitflip in framing symbol 0, bit 1, UUT should process Hard Reset
PASSED	Sending 20 Valid Hard Reset	Bitflip in framing symbol 0, bit 2, UUT should process Hard Reset
PASSED	Sending 20 Valid Hard Reset	Bitflip in framing symbol 0, bit 3, UUT should process Hard Reset
PASSED	Sending 20 Valid Hard Reset	Bitflip in framing symbol 0, bit 4, UUT should process Hard Reset
PASSED	Sending 20 Valid Hard Reset	Bitflip in framing symbol 1, bit 0, UUT should process Hard Reset
PASSED	Sending 20 Valid Hard Reset	Bitflip in framing symbol 1, bit 1, UUT should process Hard Reset
PASSED	Sending 20 Valid Hard Reset	Bitflip in framing symbol 1, bit 2, UUT should process Hard Reset
PASSED	Sending 20 Valid Hard Reset	Bitflip in framing symbol 1, bit 3, UUT should process Hard Reset
PASSED	Sending 20 Valid Hard Reset	Bitflip in framing symbol 1, bit 4, UUT should process Hard Reset
PASSED	Sending 20 Valid Hard Reset	Bitflip in framing symbol 2, bit 0, UUT should process Hard Reset
PASSED	Sending 20 Valid Hard Reset	Bitflip in framing symbol 2, bit 1, UUT should process Hard Reset
PASSED	Sending 20 Valid Hard Reset	Bitflip in framing symbol 2, bit 2, UUT should process Hard Reset
PASSED	Sending 20 Valid Hard Reset	Bitflip in framing symbol

PASSED	Sending 20 Valid Hard Reset	2, bit 3, UUT should process Hard Reset
		Bitflip in framing symbol 2, bit 4, UUT should process Hard Reset
		Bitflip in framing symbol 3, bit 0, UUT should process Hard Reset
		Bitflip in framing symbol 3, bit 1, UUT should process Hard Reset
		Bitflip in framing symbol 3, bit 2, UUT should process Hard Reset
		Bitflip in framing symbol 3, bit 3, UUT should process Hard Reset
PASSED	Sending 20 Valid Hard Reset	Bitflip in framing symbol 3, bit 4, UUT should process Hard Reset

TD.PD.PHY.E17 Invalid Hard Reset Framing - Testing Downstream Port ([trace](#))

PASSED	Sending 6 Invalid Hard Reset	Bitflip in framing symbols 0 and 1, UUT must ignore Hard Reset
		Bitflip in framing symbols 0 and 2, UUT must ignore Hard Reset
		Bitflip in framing symbols 0 and 3, UUT must ignore Hard Reset
		Bitflip in framing symbols 1 and 2, UUT must ignore Hard Reset
		Bitflip in framing symbols 1 and 3, UUT must ignore Hard Reset
		Bitflip in framing symbols 2 and 3, UUT must ignore Hard Reset

TD.PD.PHY.E17 Invalid Hard Reset Framing - Testing Upstream Port ([trace](#))

PASSED	Sending 6 Invalid Hard Reset	Bitflip in framing symbols 0 and 1, UUT must ignore Hard Reset
		Bitflip in framing symbols 0 and 2, UUT must ignore Hard Reset
		Bitflip in framing symbols

		0 and 3, UUT must ignore Hard Reset
PASSED	Sending 6 Invalid Hard Reset	Bitflip in framing symbols 1 and 2, UUT must ignore Hard Reset
PASSED	Sending 6 Invalid Hard Reset	Bitflip in framing symbols 1 and 3, UUT must ignore Hard Reset
PASSED	Sending 6 Invalid Hard Reset	Bitflip in framing symbols 2 and 3, UUT must ignore Hard Reset
TD.PD.PHY.E18 Valid Cable Reset Framing - Testing Downstream Port (trace)		
PASSED	Sending Perfect Cable Reset	UUT must ignore Cable Reset
PASSED	Sending 20 Valid Cable Reset	Bitflip in framing symbol 0, bit 0, UUT must ignore Cable Reset
PASSED	Sending 20 Valid Cable Reset	Bitflip in framing symbol 0, bit 1, UUT must ignore Cable Reset
PASSED	Sending 20 Valid Cable Reset	Bitflip in framing symbol 0, bit 2, UUT must ignore Cable Reset
PASSED	Sending 20 Valid Cable Reset	Bitflip in framing symbol 0, bit 3, UUT must ignore Cable Reset
PASSED	Sending 20 Valid Cable Reset	Bitflip in framing symbol 0, bit 4, UUT must ignore Cable Reset
PASSED	Sending 20 Valid Cable Reset	Bitflip in framing symbol 1, bit 0, UUT must ignore Cable Reset
PASSED	Sending 20 Valid Cable Reset	Bitflip in framing symbol 1, bit 1, UUT must ignore Cable Reset
PASSED	Sending 20 Valid Cable Reset	Bitflip in framing symbol 1, bit 2, UUT must ignore Cable Reset
PASSED	Sending 20 Valid Cable Reset	Bitflip in framing symbol 1, bit 3, UUT must ignore Cable Reset
PASSED	Sending 20 Valid Cable Reset	Bitflip in framing symbol 1, bit 4, UUT must ignore Cable Reset
PASSED	Sending 20 Valid Cable Reset	Bitflip in framing symbol 2, bit 0, UUT must ignore Cable Reset
PASSED	Sending 20 Valid Cable Reset	Bitflip in framing symbol 2, bit 1, UUT must ignore

PASSED	Sending 20 Valid Cable Reset	Cable Reset
PASSED	Sending 20 Valid Cable Reset	Bitflip in framing symbol 2, bit 2, UUT must ignore Cable Reset
PASSED	Sending 20 Valid Cable Reset	Bitflip in framing symbol 2, bit 3, UUT must ignore Cable Reset
PASSED	Sending 20 Valid Cable Reset	Bitflip in framing symbol 2, bit 4, UUT must ignore Cable Reset
PASSED	Sending 20 Valid Cable Reset	Bitflip in framing symbol 3, bit 0, UUT must ignore Cable Reset
PASSED	Sending 20 Valid Cable Reset	Bitflip in framing symbol 3, bit 1, UUT must ignore Cable Reset
PASSED	Sending 20 Valid Cable Reset	Bitflip in framing symbol 3, bit 2, UUT must ignore Cable Reset
PASSED	Sending 20 Valid Cable Reset	Bitflip in framing symbol 3, bit 3, UUT must ignore Cable Reset
PASSED	Sending 20 Valid Cable Reset	Bitflip in framing symbol 3, bit 4, UUT must ignore Cable Reset

TD.PD.PHY.E18 Valid Cable Reset Framing - Testing Upstream Port ([trace](#))

PASSED	Sending Perfect Cable Reset	UUT must ignore Cable Reset
PASSED	Sending 20 Valid Cable Reset	Bitflip in framing symbol 0, bit 0, UUT must ignore Cable Reset
PASSED	Sending 20 Valid Cable Reset	Bitflip in framing symbol 0, bit 1, UUT must ignore Cable Reset
PASSED	Sending 20 Valid Cable Reset	Bitflip in framing symbol 0, bit 2, UUT must ignore Cable Reset
PASSED	Sending 20 Valid Cable Reset	Bitflip in framing symbol 0, bit 3, UUT must ignore Cable Reset
PASSED	Sending 20 Valid Cable Reset	Bitflip in framing symbol 0, bit 4, UUT must ignore Cable Reset
PASSED	Sending 20 Valid Cable Reset	Bitflip in framing symbol 1, bit 0, UUT must ignore Cable Reset
PASSED	Sending 20 Valid Cable Reset	Bitflip in framing symbol 1, bit 1, UUT must ignore

PASSED	Sending 20 Valid Cable Reset	Cable Reset
PASSED	Sending 20 Valid Cable Reset	Bitflip in framing symbol 1, bit 2, UUT must ignore Cable Reset
PASSED	Sending 20 Valid Cable Reset	Bitflip in framing symbol 1, bit 3, UUT must ignore Cable Reset
PASSED	Sending 20 Valid Cable Reset	Bitflip in framing symbol 1, bit 4, UUT must ignore Cable Reset
PASSED	Sending 20 Valid Cable Reset	Bitflip in framing symbol 2, bit 0, UUT must ignore Cable Reset
PASSED	Sending 20 Valid Cable Reset	Bitflip in framing symbol 2, bit 1, UUT must ignore Cable Reset
PASSED	Sending 20 Valid Cable Reset	Bitflip in framing symbol 2, bit 2, UUT must ignore Cable Reset
PASSED	Sending 20 Valid Cable Reset	Bitflip in framing symbol 2, bit 3, UUT must ignore Cable Reset
PASSED	Sending 20 Valid Cable Reset	Bitflip in framing symbol 2, bit 4, UUT must ignore Cable Reset
PASSED	Sending 20 Valid Cable Reset	Bitflip in framing symbol 3, bit 0, UUT must ignore Cable Reset
PASSED	Sending 20 Valid Cable Reset	Bitflip in framing symbol 3, bit 1, UUT must ignore Cable Reset
PASSED	Sending 20 Valid Cable Reset	Bitflip in framing symbol 3, bit 2, UUT must ignore Cable Reset
PASSED	Sending 20 Valid Cable Reset	Bitflip in framing symbol 3, bit 3, UUT must ignore Cable Reset
PASSED	Sending 20 Valid Cable Reset	Bitflip in framing symbol 3, bit 4, UUT must ignore Cable Reset

TD.PD.PHY.E19 Invalid Cable Reset Framing - Testing Downstream Port ([trace](#))

PASSED	Sending 6 Invalid Cable Reset	Bitflip in framing symbols 0 and 1, UUT must ignore Cable Reset
PASSED	Sending 6 Invalid Cable Reset	Bitflip in framing symbols 0 and 2, UUT must ignore Cable Reset
PASSED	Sending 6 Invalid Cable Reset	Bitflip in framing symbols 0 and 3, UUT must ignore

PASSED	Sending 6 Invalid Cable Reset	Cable Reset
		Bitflip in framing symbols 1 and 2, UUT must ignore Cable Reset
		Bitflip in framing symbols 1 and 3, UUT must ignore Cable Reset
PASSED	Sending 6 Invalid Cable Reset	Bitflip in framing symbols 2 and 3, UUT must ignore Cable Reset
TD.PD.PHY.E19 Invalid Cable Reset Framing - Testing Upstream Port (trace)		
PASSED	Sending 6 Invalid Cable Reset	Bitflip in framing symbols 0 and 1, UUT must ignore Cable Reset
PASSED	Sending 6 Invalid Cable Reset	Bitflip in framing symbols 0 and 2, UUT must ignore Cable Reset
PASSED	Sending 6 Invalid Cable Reset	Bitflip in framing symbols 0 and 3, UUT must ignore Cable Reset
PASSED	Sending 6 Invalid Cable Reset	Bitflip in framing symbols 1 and 2, UUT must ignore Cable Reset
PASSED	Sending 6 Invalid Cable Reset	Bitflip in framing symbols 1 and 3, UUT must ignore Cable Reset
PASSED	Sending 6 Invalid Cable Reset	Bitflip in framing symbols 2 and 3, UUT must ignore Cable Reset
TD.PD.PHY.E20 EOP Framing - Testing Downstream Port (trace)		
PASSED	Sending Correct BIST Data	UUT must respond
PASSED	Sending 5 Wrong BIST Data	Bitflip in EOP symbol, bit 0, UUT must not respond
PASSED	Sending 5 Wrong BIST Data	Bitflip in EOP symbol, bit 1, UUT must not respond
PASSED	Sending 5 Wrong BIST Data	Bitflip in EOP symbol, bit 2, UUT must not respond
PASSED	Sending 5 Wrong BIST Data	Bitflip in EOP symbol, bit 3, UUT must not respond
PASSED	Sending 5 Wrong BIST Data	Bitflip in EOP symbol, bit 4, UUT must not respond
PASSED	Sending 33 Short BIST Data	UUT must not respond to BIST Data packets (0 answered)
TD.PD.PHY.E20 EOP Framing - Testing Upstream Port (trace)		

PASSED	Sending Correct BIST Data	UUT must respond
PASSED	Sending 5 Wrong BIST Data	Bitflip in EOP symbol, bit 0, UUT must not respond
PASSED	Sending 5 Wrong BIST Data	Bitflip in EOP symbol, bit 1, UUT must not respond
PASSED	Sending 5 Wrong BIST Data	Bitflip in EOP symbol, bit 2, UUT must not respond
PASSED	Sending 5 Wrong BIST Data	Bitflip in EOP symbol, bit 3, UUT must not respond
PASSED	Sending 5 Wrong BIST Data	Bitflip in EOP symbol, bit 4, UUT must not respond
PASSED	Sending 33 Short BIST Data	UUT must not respond to BIST Data packets (0 answered)

TD.PD.PHY.E21 Preamble - Testing Downstream Port ([trace](#))

PASSED	Sending 10 BIST Data	UUT must respond to all BIST Data packets (10 answered)
PASSED	Sending 10 63-bit Preamble BIST Data	UUT must respond to all BIST Data packets (10 answered)
INFO	Sending 210 Variable Preamble BIST Data	UUT answered 210 BIST Data packets

TD.PD.PHY.E21 Preamble - Testing Upstream Port ([trace](#))

PASSED	Sending 10 BIST Data	UUT must respond to all BIST Data packets (10 answered)
PASSED	Sending 10 63-bit Preamble BIST Data	UUT must respond to all BIST Data packets (10 answered)
INFO	Sending 210 Variable Preamble BIST Data	UUT answered 210 BIST Data packets

USB PD Link Tests

Test suite overall result **Passed**

TD.PD.LL.E2 Retransmission - Testing Downstream Port ([trace](#))

PASSED	Checking Retransmission	UUT must retransmit first message one time within 900 us to 1175 us (retransmitted 1 time)
PASSED	Checking Retransmission	UUT must not send SoftReset one time (sent 0 times)
PASSED	Checking Retransmission	UUT must not send

		HardReset one time (sent 0 times)
TD.PD.LL.E2 Retransmission - Testing Upstream Port (trace)		
PASSED	Checking Retransmission	UUT must retransmit first message one time within 900 us to 1175 us (retransmitted 1 time)
PASSED	Checking Retransmission	UUT must not send SoftReset one time (sent 0 times)
PASSED	Checking Retransmission	UUT must not send HardReset one time (sent 0 times)
TD.PD.LL.E3 Soft Reset Usage - Testing Downstream Port (trace)		
PASSED	Checking Soft Reset	UUT must retransmit first message 3 times (retransmitted 3 times)
PASSED	Checking Soft Reset	UUT must send SoftReset one time (sent 1 time)
PASSED	Checking Soft Reset	UUT must not send HardReset (sent 0 times)
PASSED	Checking Soft Reset	Soft Reset procedure must complete correctly
TD.PD.LL.E3 Soft Reset Usage - Testing Upstream Port (trace)		
PASSED	Checking Soft Reset	UUT must retransmit first message 3 times (retransmitted 3 times)
PASSED	Checking Soft Reset	UUT must send SoftReset one time (sent 1 time)
PASSED	Checking Soft Reset	UUT must not send HardReset (sent 0 times)
PASSED	Checking Soft Reset	Soft Reset procedure must complete correctly
TD.PD.LL.E4 Hard Reset Usage - Testing Downstream Port (trace)		
PASSED	Checking Hard Reset	UUT must retransmit first message 3 times (retransmitted 3 times)
PASSED	Checking Hard Reset	UUT must send SoftReset 4 times (sent 4 times)
PASSED	Checking Hard Reset	UUT must send HardReset one time (sent 1 time)
PASSED	Checking Hard Reset	Hard Reset procedure must complete correctly
TD.PD.LL.E4 Hard Reset Usage - Testing Upstream Port (trace)		

PASSED	Checking Hard Reset	UUT must retransmit first message 3 times (retransmitted 3 times)
PASSED	Checking Hard Reset	UUT must send SoftReset 4 times (sent 4 times)
PASSED	Checking Hard Reset	UUT must send HardReset one time (sent 1 time)
PASSED	Checking Hard Reset	Hard Reset procedure must complete correctly

TD.PD.LL.E5 Soft Reset - Testing Downstream Port ([trace](#))

PASSED	Negotiating contract	UUT must send Accept after receiving SoftReset
PASSED	Negotiating contract	UUT must not send SoftReset (sent 0 times)
PASSED	Negotiating contract	UUT must not send HardReset (sent 0 times)

TD.PD.LL.E5 Soft Reset - Testing Upstream Port ([trace](#))

PASSED	Negotiating contract	UUT must send Accept after receiving SoftReset
PASSED	Negotiating contract	UUT must not send SoftReset (sent 0 times)
PASSED	Negotiating contract	UUT must not send HardReset (sent 0 times)

TD.PD.LL.E6 Ping - Testing Upstream Port ([trace](#))

PASSED	Sending 50 Ping	UUT must send answer all Ping packets + (100 answered)
---------------	-----------------	--

USB PD 3.0 Link Tests

Test suite overall result **Passed**

TD.PD.LL3.E1 GoodCRC Specification Revision Compatibility - Testing Downstream Port ([trace](#))

SKIPPED	Testing with Revision 1	Specification Revision is not Rev 3.0
----------------	-------------------------	---------------------------------------

TD.PD.LL3.E1 GoodCRC Specification Revision Compatibility - Testing Upstream Port ([trace](#))

SKIPPED	Testing with Revision 1	Specification Revision is not Rev 3.0
----------------	-------------------------	---------------------------------------

TD.PD.LL3.E2 Retransmission - Testing Downstream Port ([trace](#))

SKIPPED	Running Test	Specification Revision is not Rev 3.0
----------------	--------------	---------------------------------------

TD.PD.LL3.E2 Retransmission - Testing Upstream Port ([trace](#))

SKIPPED	Running Test	Specification Revision is not Rev 3.0
----------------	--------------	---------------------------------------

TD.PD.LL3.E3 GoodCRC Compatibility with PD2 - Testing Downstream Port ([trace](#))

PASSED	Running Test	Specification Revision shall be Rev2 in GoodCRC
---------------	--------------	---

TD.PD.LL3.E3 GoodCRC Compatibility with PD2 - Testing Upstream Port ([trace](#))

PASSED	Running Test	Specification Revision shall be Rev2 in GoodCRC
---------------	--------------	---

USB PD 3.0 Cable Tests

Test suite overall result **Passed**

USB PD Source Tests

Test suite overall result **Passed**

TD.PD.SRC.E1 Source Capabilities sent timely - Testing Downstream Port ([trace](#))

PASSED	Waiting for SourceCapabilities	Wait SourceCapabilities with timeout value of 250 ms
PASSED	Waiting for SourceCapabilities	SourceCapabilities received timely (actual 83.6 ms)

TD.PD.SRC.E2 Source Capabilities Fields Checks - Testing Downstream Port ([trace](#))

PASSED	Checking message Header	Number of Data Objects shall be equal to the actual number of PDOs
PASSED	Checking message Header	Port Power Role shall be 1b
PASSED	Checking message Header	Specification Revision shall be 01b or 10b
PASSED	Checking message Header	Port Data Role shall be 1b
PASSED	Checking message Header	Bit 4 shall be 0
PASSED	Checking message Header	Bit 15 shall be 0
PASSED	Checking the first PDO	The type of the first PDO shall be Fixed Supply
PASSED	Checking the first PDO	The voltage of the the first PDO shall be 5V
PASSED	Checking the first PDO	The reserved bits of the first PDO shall be 0
PASSED	Checking the first PDO	Bit 24 of the first PDO shall be 0 for PD 2.0
PASSED	Checking PDO2	Dual-Role Power bit shall

		be 0 for Fixed Supply Objects other than the first PDO
PASSED	Checking PDO2	USB Suspend Supported bit shall be 0 for Fixed Supply Objects other than the first PDO
PASSED	Checking PDO2	Externally Powered bit shall be 0 for Fixed Supply Objects other than the first PDO
PASSED	Checking PDO2	USB Communications Capable bit shall be 0 for Fixed Supply Objects other than the first PDO
PASSED	Checking PDO2	Dual-Role Data bit shall be 0 for Fixed Supply Objects other than the first PDO
PASSED	Checking PDO2	Reserved bits shall be 0 for Fixed Supply Objects
PASSED	Checking PDO3	Fixed Supply Objects shall be sent in voltage order, lowest to highest
PASSED	Checking PDO3	Dual-Role Power bit shall be 0 for Fixed Supply Objects other than the first PDO
PASSED	Checking PDO3	USB Suspend Supported bit shall be 0 for Fixed Supply Objects other than the first PDO
PASSED	Checking PDO3	Externally Powered bit shall be 0 for Fixed Supply Objects other than the first PDO
PASSED	Checking PDO3	USB Communications Capable bit shall be 0 for Fixed Supply Objects other than the first PDO
PASSED	Checking PDO3	Dual-Role Data bit shall be 0 for Fixed Supply Objects other than the first PDO
PASSED	Checking PDO3	Reserved bits shall be 0 for Fixed Supply Objects
PASSED	Checking PDO4	Fixed Supply Objects shall be sent in voltage order, lowest to highest
PASSED	Checking PDO4	Dual-Role Power bit shall

		be 0 for Fixed Supply Objects other than the first PDO
PASSED	Checking PDO4	USB Suspend Supported bit shall be 0 for Fixed Supply Objects other than the first PDO
PASSED	Checking PDO4	Externally Powered bit shall be 0 for Fixed Supply Objects other than the first PDO
PASSED	Checking PDO4	USB Communications Capable bit shall be 0 for Fixed Supply Objects other than the first PDO
PASSED	Checking PDO4	Dual-Role Data bit shall be 0 for Fixed Supply Objects other than the first PDO
PASSED	Checking PDO4	Reserved bits shall be 0 for Fixed Supply Objects
PASSED	Checking PDO5	Fixed Supply Objects shall be sent in voltage order, lowest to highest
PASSED	Checking PDO5	Dual-Role Power bit shall be 0 for Fixed Supply Objects other than the first PDO
PASSED	Checking PDO5	USB Suspend Supported bit shall be 0 for Fixed Supply Objects other than the first PDO
PASSED	Checking PDO5	Externally Powered bit shall be 0 for Fixed Supply Objects other than the first PDO
PASSED	Checking PDO5	USB Communications Capable bit shall be 0 for Fixed Supply Objects other than the first PDO
PASSED	Checking PDO5	Dual-Role Data bit shall be 0 for Fixed Supply Objects other than the first PDO
PASSED	Checking PDO5	Reserved bits shall be 0 for Fixed Supply Objects
TD.PD.SRC.E3 SourceCapabilityTimer Timeout - Testing Downstream Port (trace)		
PASSED	Waiting for SourceCapabilities	Wait SourceCapabilities with timeout value of 310

PASSED	Waiting for SourceCapabilities	ms
		Received SourceCapabilities number 1
PASSED	Waiting for SourceCapabilities	Wait SourceCapabilities with timeout value of 201100 us
PASSED	Waiting for SourceCapabilities	Received SourceCapabilities number 2
PASSED	Waiting for SourceCapabilities	Received SourceCapabilities number 3
PASSED	Waiting for SourceCapabilities	Received SourceCapabilities number 4
PASSED	Waiting for SourceCapabilities	Received SourceCapabilities number 5
PASSED	Waiting for SourceCapabilities	SourceCapabilityTimer is valid (actual 185 ms)
TD.PD.SRC.E4 SenderResponseTimer Deadline - Request - Testing Downstream Port (trace)		
PASSED	Sending Request	Received GoodCRC
TD.PD.SRC.E5 SenderResponseTimer Timeout - Request - Testing Downstream Port (trace)		
PASSED	Received SourceCapabilities, waiting for HardReset	SenderResponseTimer is valid (actual 27.6 ms)
TD.PD.SRC.E6 PSHardResetTimer Timeout - Testing Downstream Port (trace)		
PASSED	Received HardReset, checking PSHardResetTimer	PSHardResetTimer is valid (actual 31 ms)
TD.PD.SRC.E7 Accept sent timely - Testing Downstream Port (trace)		
PASSED	Waiting for Accept(PD2)	Accept message received timely
TD.PD.SRC.E8 Accept Fields Checks - Testing Downstream Port (trace)		
PASSED	Checking message Header	Number of Data Objects shall be 000b
PASSED	Checking message Header	Port Power Role shall be 1b
PASSED	Checking message Header	Port Data Role shall be 1b
PASSED	Checking message Header	message Type shall be 0011b
PASSED	Checking message Header	Specification Revision shall be 01b
PASSED	Checking message Header	Bit 4 shall be 0

PASSED	Checking message Header	Bit 15 shall be 0
TD.PD.SRC.E9 PS_RDY sent timely - Testing Downstream Port (trace)		
PASSED	Waiting for PS_RDY(PD2)	PS_RDY message received timely
TD.PD.SRC.E10 PS_RDY Fields Checks - Testing Downstream Port (trace)		
PASSED	Checking message Header	Number of Data Objects shall be 000b
PASSED	Checking message Header	Port Power Role shall be 1b
PASSED	Checking message Header	Port Data Role shall be 1b
PASSED	Checking message Header	Specification Revision shall be 01b
PASSED	Checking message Header	message Type shall be 0110b
PASSED	Checking message Header	Bit 4 shall be 0
PASSED	Checking message Header	Bit 15 shall be 0
TD.PD.SRC.E11 Accept Requests can be met - Testing Downstream Port (trace)		
PASSED	Checking VBus Voltage - PDO 1	VBus is 5.16 V, valid range 4.7 V - 5.55 V
PASSED	Checking VBus Voltage - PDO 2	VBus is 9.11 V, valid range 8.55 V - 9.45 V
PASSED	Checking VBus Voltage - PDO 3	VBus is 12.1 V, valid range 11.4 V - 12.6 V
PASSED	Checking VBus Voltage - PDO 4	VBus is 15.2 V, valid range 14.2 V - 15.8 V
PASSED	Checking VBus Voltage - PDO 5	VBus is 19.8 V, valid range 19 V - 21 V
TD.PD.SRC.E12 Reject Requests can't be met - Testing Downstream Port (trace)		
PASSED	Waiting for Reject - PDO 1	Reject message got
PASSED	Waiting for Reject - PDO 2	Reject message got
PASSED	Waiting for Reject - PDO 3	Reject message got
PASSED	Waiting for Reject - PDO 4	Reject message got
PASSED	Waiting for Reject - PDO 5	Reject message got
TD.PD.SRC.E13 Reject Request - Invalid Object Position - Testing Downstream Port (trace)		
PASSED	Waiting for Reject(PD2)	Reject message Received
TD.PD.SRC.E14 Atomic Message Sequence - Testing Downstream Port (trace)		
PASSED	Waiting for SourceCapabilities(PD2)	Source Capabilities message received and MessageID is 1
TD.PD.SRC.E15 Give_Source_Cap - Testing Downstream Port (trace)		

PASSED	Waiting for SourceCapabilities	SourceCapabilities message received
TD.PD.SRC.E16 PDO Transition - Testing Downstream Port (trace)		
PASSED	Checking VBus Voltage - PDO 1	VBus is 5.17 V, valid range 4.7 V - 5.55 V
PASSED	Checking VBus Voltage - PDO 2	VBus is 9.11 V, valid range 8.55 V - 9.45 V
PASSED	Checking VBus Voltage - PDO 1	VBus is 5.28 V, valid range 4.7 V - 5.55 V
PASSED	Checking VBus Voltage - PDO 3	VBus is 12.1 V, valid range 11.4 V - 12.6 V
PASSED	Checking VBus Voltage - PDO 2	VBus is 9.28 V, valid range 8.55 V - 9.45 V
PASSED	Checking VBus Voltage - PDO 3	VBus is 12.1 V, valid range 11.4 V - 12.6 V
PASSED	Checking VBus Voltage - PDO 1	VBus is 5.28 V, valid range 4.7 V - 5.55 V
PASSED	Checking VBus Voltage - PDO 4	VBus is 15.2 V, valid range 14.2 V - 15.8 V
PASSED	Checking VBus Voltage - PDO 3	VBus is 12.4 V, valid range 11.4 V - 12.6 V
PASSED	Checking VBus Voltage - PDO 4	VBus is 15.2 V, valid range 14.2 V - 15.8 V
PASSED	Checking VBus Voltage - PDO 2	VBus is 9.29 V, valid range 8.55 V - 9.45 V
PASSED	Checking VBus Voltage - PDO 4	VBus is 15.2 V, valid range 14.2 V - 15.8 V
PASSED	Checking VBus Voltage - PDO 1	VBus is 5.31 V, valid range 4.7 V - 5.55 V
PASSED	Checking VBus Voltage - PDO 5	VBus is 19.8 V, valid range 19 V - 21 V
PASSED	Checking VBus Voltage - PDO 4	VBus is 15.4 V, valid range 14.2 V - 15.8 V
PASSED	Checking VBus Voltage - PDO 5	VBus is 19.8 V, valid range 19 V - 21 V
PASSED	Checking VBus Voltage - PDO 3	VBus is 12.4 V, valid range 11.4 V - 12.6 V
PASSED	Checking VBus Voltage - PDO 5	VBus is 19.8 V, valid range 19 V - 21 V
PASSED	Checking VBus Voltage - PDO 2	VBus is 9.29 V, valid range 8.55 V - 9.45 V
PASSED	Checking VBus Voltage - PDO 5	VBus is 19.8 V, valid range 19 V - 21 V
PASSED	Checking VBus Voltage - PDO 1	VBus is 5.34 V, valid range 4.7 V - 5.55 V

TD.PD.SRC3.E1 Source Capabilities Fields Checks - Testing Downstream Port

([trace](#))

SKIPPED

Running Test

Specification Revision is not declared as Rev 3.0

TD.PD.SRC3.E2 Accept Fields Checks - Testing Downstream Port

([trace](#))

SKIPPED

Running Test

Specification Revision is not declared as Rev 3.0

TD.PD.SRC3.E3 PS_RDY Fields Checks - Testing Downstream Port

([trace](#))

SKIPPED

Running Test

Specification Revision is not declared as Rev 3.0

TD.PD.SRC3.E4 Specification Revision Check after Contract - Testing Downstream Port

([trace](#))

SKIPPED

Running Test

Specification Revision is not Rev 3.0

TD.PD.SRC3.E5 Source_Capabilities_Extended Sent Timely - Testing Downstream Port

([trace](#))

SKIPPED

Running Test

Specification Revision is not Rev 3.0

TD.PD.SRC3.E6 Source_Capabilities_Extended Fields Checks - Testing Downstream Port

([trace](#))

SKIPPED

Running Test

Specification Revision is not Rev 3.0

SKIPPED

Running Test

Specification Revision is not Rev 3.0

TD.PD.SRC3.E7 Battery Status Sent Timely - Testing Downstream Port

([trace](#))

SKIPPED

Running Test

Specification Revision is not Rev 3.0

TD.PD.SRC3.E8 Battery Status Fields Checks - Testing Downstream Port

([trace](#))

SKIPPED

Running Test

Specification Revision is not Rev 3.0

TD.PD.SRC3.E9 Battery Status Fields Checks - Invalid Ref - Testing Downstream Port

([trace](#))

SKIPPED

Running Test

Specification Revision is not Rev 3.0

TD.PD.SRC3.E10 Unrecognized Message Received in Ready State - Testing Downstream Port

([trace](#))

SKIPPED

Running Test

Specification Revision is not Rev 3.0

TD.PD.SRC3.E11 Get_Status Fields Checks - Testing Downstream Port

([trace](#))

SKIPPED

Running Test

Specification Revision is not Rev 3.0

TD.PD.SRC3.E12 Get_Battery_Status Fields Checks - Testing Downstream Port (trace)		
SKIPPED	Running Test	Specification Revision is not Rev 3.0
SKIPPED	Running Test	Specification Revision is not Rev 3.0
TD.PD.SRC3.E13 Status Sent Timely - Testing Downstream Port (trace)		
SKIPPED	Running Test	Specification Revision is not Rev 3.0
TD.PD.SRC3.E14 Status Fields Checks - Testing Downstream Port (trace)		
SKIPPED	Running Test	Specification Revision is not Rev 3.0
SKIPPED	Running Test	Specification Revision is not Rev 3.0
TD.PD.SRC3.E15 Battery_Capabilities Sent Timely - Testing Downstream Port (trace)		
SKIPPED	Running Test	Specification Revision is not Rev 3.0
TD.PD.SRC3.E16 Battery_Capabilities Fields Checks - Testing Downstream Port (trace)		
SKIPPED	Running Test	Specification Revision is not Rev 3.0
SKIPPED	Running Test	Specification Revision is not Rev 3.0
TD.PD.SRC3.E17 Battery_Capabilities Fields Checks - Invalid Ref - Testing Downstream Port (trace)		
SKIPPED	Running Test	Specification Revision is not Rev 3.0
SKIPPED	Running Test	Specification Revision is not Rev 3.0
TD.PD.SRC3.E18 Manufacturer_Info Sent Timely - Testing Downstream Port (trace)		
SKIPPED	Running Test	Specification Revision is not Rev 3.0
TD.PD.SRC3.E19 Manufacturer_Info Fields Checks - Testing Downstream Port (trace)		
SKIPPED	Running Test	Specification Revision is not Rev 3.0
SKIPPED	Running Test	Specification Revision is not Rev 3.0
TD.PD.SRC3.E20 Manufacturer_Info Fields Checks - Invalid Target - Testing Downstream Port (trace)		
SKIPPED	Running Test	Specification Revision is not Rev 3.0
SKIPPED	Running Test	Specification Revision is

TD.PD.SRC3.E21 Manufacturer_Info Fields Checks - Invalid Ref - Testing Downstream Port ([trace](#))

SKIPPED	Running Test	Specification Revision is not Rev 3.0
SKIPPED	Running Test	Specification Revision is not Rev 3.0

TD.PD.SRC3.E22 Cable Type Detection - Testing Downstream Port ([trace](#))

INFO	Simulating 50V@5A Cable	No PDO with currents in excess of 3A and/or voltages in excess of 20V found
-------------	-------------------------	---

TD.PD.SRC3.E23 Vconn Swap - Testing Downstream Port ([trace](#))

SKIPPED	Running Test	Specification Revision is not Rev 3.0
----------------	--------------	---------------------------------------

TD.PD.SRC3.E24 Unexpected Message Received in Ready State - Testing Downstream Port ([trace](#))

SKIPPED	Running Test	Specification Revision is not Rev 3.0
----------------	--------------	---------------------------------------

TD.PD.SRC3.E25 Receiving Chunked Extended Message - Testing Downstream Port ([trace](#))

SKIPPED	Running Test	Specification Revision is not Rev 3.0
----------------	--------------	---------------------------------------

TD.PD.SRC3.E26 Soft_Reset Sent Regardless of Rp value - Testing Downstream Port ([trace](#))

SKIPPED	Running Test	Specification Revision is not Rev 3.0
----------------	--------------	---------------------------------------

TD.PD.SRC3.E27 PPS_Status Sent Timely - Testing Downstream Port ([trace](#))

SKIPPED	Running Test	Specification Revision is not declared as Rev 3.0
----------------	--------------	---

TD.PD.SRC3.E28 PPS_Status Fields Check - Testing Downstream Port ([trace](#))

SKIPPED	Running Test	Specification Revision is not declared as Rev 3.0
SKIPPED	Running Test	Specification Revision is not declared as Rev 3.0

TD.PD.SRC3.E29 SourcePPSCmmTimer Deadline - Testing Downstream Port ([trace](#))

SKIPPED	Running Test	Specification Revision is not declared as Rev 3.0
----------------	--------------	---

TD.PD.SRC3.E30 SourcePPSCmmTimer Timeout - Testing Downstream Port ([trace](#))

SKIPPED	Running Test	Specification Revision is not declared as Rev 3.0
----------------	--------------	---

TD.PD.SRC3.E31 SourcePPSCmmTimer Stopped - Testing Downstream Port (trace)		
SKIPPED	Running Test	Specification Revision is not declared as Rev 3.0
TD.PD.SRC3.E32 ChunkSenderResponseTimer Timeout - Testing Downstream Port (trace)		
SKIPPED	Running Test	Specification Revision is not Rev 3.0
TD.PD.SRC3.E33 Country_Codes Sent Timely - Testing Downstream Port (trace)		
SKIPPED	Running Test	Specification Revision is not Rev 3.0
TD.PD.SRC3.E34 Country_Codes Fields Checks - Testing Downstream Port (trace)		
SKIPPED	Running Test	Specification Revision is not Rev 3.0
SKIPPED	Running Test	Specification Revision is not Rev 3.0
TD.PD.SRC3.E35 Country_Info Sent Timely - Testing Downstream Port (trace)		
SKIPPED	Running Test	Specification Revision is not Rev 3.0
TD.PD.SRC3.E36 Country_Info Fields Checks - Testing Downstream Port (trace)		
SKIPPED	Running Test	Specification Revision is not Rev 3.0
SKIPPED	Running Test	Specification Revision is not Rev 3.0

USB PD Sink Tests

Test suite overall result Passed		
TD.PD.SNK.E1 SinkWaitCapTimer Deadline - Testing Upstream Port (trace)		
PASSED	Sending Source Capabilities	Source Capabilities message accepted
TD.PD.SNK.E2 SinkWaitCapTimer Timeout - Testing Upstream Port (trace)		
PASSED	Waiting for HardReset	SinkWaitCapTimer is valid (actual 609 ms)
TD.PD.SNK.E3 Request Sent Timely - Testing Upstream Port (trace)		
PASSED	Waiting for Request	Request message received timely
TD.PD.SNK.E4 Request Fields Checks - Testing Upstream Port (trace)		
PASSED	Checking message Header	Number of Data Objects

		shall be 001b
PASSED	Checking message Header	message ID shall be 0
PASSED	Checking message Header	Port Power Role shall be 0b
PASSED	Checking message Header	Port Data Role shall be 0b
PASSED	Checking message Header	Specification Revision shall be equal or lower than Specification Revision in Source_Capabilities Message
PASSED	Checking message Header	Specification Revision is 01b
PASSED	Checking message Header	Bit 4 shall be 0
PASSED	Checking message Header	Bit 15 shall be 0
PASSED	Checking Request Data Object	Object Position shall be 1
PASSED	Checking Request Data Object	Operating current shall be less than or equal to offered current
PASSED	Checking Request Data Object	Maximum current shall be larger than or equal to operating current when giveback is 0
PASSED	Checking Request Data Object	Maximum current shall be less than or equal to offered current when CapabilityMismatch is 0
PASSED	Checking Request Data Object	Bit 31 of the request object shall be 0
PASSED	Checking Request Data Object	Bits 22..20 of the request object shall be 000b
PASSED	Checking Request Data Object	Bit 23 of the request object shall be 0 for PD 2.0
PASSED	Checking message Header	Number of Data Objects shall be 001b
PASSED	Checking message Header	message ID shall be 0
PASSED	Checking message Header	Port Power Role shall be 0b
PASSED	Checking message Header	Port Data Role shall be 0b
PASSED	Checking message Header	Specification Revision shall be equal or lower than Specification Revision in Source_Capabilities Message
PASSED	Checking message Header	Specification Revision is 01b
PASSED	Checking message Header	Bit 4 shall be 0

PASSED	Checking message Header	Bit 15 shall be 0
PASSED	Checking Request Data Object	Object Position shall be 1
PASSED	Checking Request Data Object	Operating current shall be less than or equal to offered current
PASSED	Checking Request Data Object	Maximum current shall be larger than or equal to operating current when giveback is 0
PASSED	Checking Request Data Object	Maximum current shall be less than or equal to offered current when CapabilityMismatch is 0
PASSED	Checking Request Data Object	Bit 31 of the request object shall be 0
PASSED	Checking Request Data Object	Bits 22..20 of the request object shall be 000b
PASSED	Checking Request Data Object	Bit 23 of the request object shall be 0 for PD 2.0
PASSED	Checking message Header	Number of Data Objects shall be 001b
PASSED	Checking message Header	message ID shall be 0
PASSED	Checking message Header	Port Power Role shall be 0b
PASSED	Checking message Header	Port Data Role shall be 0b
PASSED	Checking message Header	Specification Revision shall be equal or lower than Specification Revision in Source_Capabilities Message
PASSED	Checking message Header	Specification Revision is 01b
PASSED	Checking message Header	Bit 4 shall be 0
PASSED	Checking message Header	Bit 15 shall be 0
PASSED	Checking Request Data Object	Object Position shall be 1
PASSED	Checking Request Data Object	Operating current shall be less than or equal to offered current
PASSED	Checking Request Data Object	Maximum current shall be larger than or equal to operating current when giveback is 0
PASSED	Checking Request Data Object	Maximum current shall be less than or equal to offered current when CapabilityMismatch is 0
PASSED	Checking Request Data Object	Bit 31 of the request

		object shall be 0
PASSED	Checking Request Data Object	Bits 22..20 of the request object shall be 000b
PASSED	Checking Request Data Object	Bit 23 of the request object shall be 0 for PD 2.0
TD.PD.SNK.E5 SenderResponseTimer Deadline - Accept - Testing Upstream Port (trace)		
PASSED	Sending Accept	GoodCRC of Accept message received
TD.PD.SNK.E6 SenderResponseTimer Timeout - Accept - Testing Upstream Port (trace)		
PASSED	Waiting for HardReset	SenderResponseTimer is valid (actual 27.4 ms)
TD.PD.SNK.E7 PSTransitionTimer Deadline - Testing Upstream Port (trace)		
PASSED	Sending PS_RDY	GoodCRC of PS_RDY message received
TD.PD.SNK.E8 PSTransitionTimer Timeout - Testing Upstream Port (trace)		
PASSED	Waiting for HardReset	PSTransitionTimer is valid (actual 492 ms)
TD.PD.SNK.E9 GetSinkCap in Place of Accept - Testing Upstream Port (trace)		
PASSED	Waiting for Request	Recovered successfully after Soft Reset
TD.PD.SNK.E10 GetSinkCap in Place of PS_RDY - Testing Upstream Port (trace)		
PASSED	Waiting for Soft Reset/Hard Reset	Hard Reset received timely (actual 331 us)
TD.PD.SNK.E12 Compatibility with PD3 Source - Testing Upstream Port (trace)		
PASSED	Checking Request Data Object	Object Position shall be 1 or 2

USB PD 3.0 Sink Tests

Test suite overall result **Not Applicable**

USB PD Provider / Consumer Tests

Test suite overall result **Passed**

TD.PD.PC.E2 PS_RDY Sent Timely - Testing Downstream Port (trace)		
SKIPPED	Sending PR_Swap	PR_Swap rejected or not supported

TD.PD.PC.E3 PSSourceOnTimer Deadline - Testing Downstream Port ([trace](#))

SKIPPED	Sending PR_Swap	PR_Swap rejected or not supported
----------------	-----------------	-----------------------------------

TD.PD.PC.E4 PSSourceOnTimer Timeout - Testing Downstream Port ([trace](#))

SKIPPED	Sending PR_Swap	PR_Swap rejected or not supported
----------------	-----------------	-----------------------------------

TD.PD.PC.E5 tSwapSinkReady Check - Testing Downstream Port ([trace](#))

SKIPPED	Sending PR_Swap	PR_Swap rejected or not supported
----------------	-----------------	-----------------------------------

TD.PD.PC.E6 Unconstrained Power Bit Usage - Testing Downstream Port ([trace](#))

PASSED	Sending PR_Swap	PR_Swap rejected or not supported
---------------	-----------------	-----------------------------------

USB PD Consumer / Provider Tests

Test suite overall result **Passed**

TD.PD.CP.E1 PSSourceOffTimer Deadline - Testing Upstream Port ([trace](#))

PASSED	Sending PS_RDY	PS_RDY accepted
---------------	----------------	-----------------

TD.PD.CP.E2 PSSourceOffTimer Timeout - Testing Upstream Port ([trace](#))

PASSED	Waiting for HardReset/ErrorRecovery	Disconnection at 601 us
PASSED	Waiting for HardReset/ErrorRecovery	False Disconnection
PASSED	Waiting for HardReset/ErrorRecovery	Disconnection at 906 ms
PASSED	Waiting for HardReset/ErrorRecovery	Disconnection confirmed
PASSED	Waiting for HardReset/ErrorRecovery	PSSourceOffTimer is valid, ErrorRecovery detected at 906 ms

TD.PD.CP.E3 PS_RDY Sent Timely - Testing Upstream Port ([trace](#))

PASSED	Sending PS_RDY	PS_RDY sent
PASSED	Waiting for PS_RDY	PS_RDY message received in 390 ms
PASSED	PS_RDY Received	VBUS shall be enabled
PASSED	PS_RDY Received	The UUT must present Rp, Rp-1.5A or Rp-3.0A

TD.PD.CP.E4 SwapSourceStartTimer Timeout - Testing Upstream Port ([trace](#))

PASSED	Sending PS_RDY	PS_RDY sent
PASSED	Waiting for PS_RDY	The new source has not sent SourceCap earlier than 20 ms

TD.PD.CP.E5 PDO Transition After PR_Swap - Testing Upstream Port ([trace](#))

PASSED	Checking VBus Voltage - PDO 1	VBus is 5.17 V, valid range 4.7 V - 5.55 V
PASSED	Checking VBus Voltage - PDO 2	VBus is 9.11 V, valid range 8.55 V - 9.45 V
PASSED	Checking VBus Voltage - PDO 1	VBus is 5.27 V, valid range 4.7 V - 5.55 V
PASSED	Checking VBus Voltage - PDO 3	VBus is 12.1 V, valid range 11.4 V - 12.6 V
PASSED	Checking VBus Voltage - PDO 2	VBus is 9.27 V, valid range 8.55 V - 9.45 V
PASSED	Checking VBus Voltage - PDO 3	VBus is 12.1 V, valid range 11.4 V - 12.6 V
PASSED	Checking VBus Voltage - PDO 1	VBus is 5.27 V, valid range 4.7 V - 5.55 V
PASSED	Checking VBus Voltage - PDO 4	VBus is 15.2 V, valid range 14.2 V - 15.8 V
PASSED	Checking VBus Voltage - PDO 3	VBus is 12.4 V, valid range 11.4 V - 12.6 V
PASSED	Checking VBus Voltage - PDO 4	VBus is 15.2 V, valid range 14.2 V - 15.8 V
PASSED	Checking VBus Voltage - PDO 2	VBus is 9.29 V, valid range 8.55 V - 9.45 V
PASSED	Checking VBus Voltage - PDO 4	VBus is 15.2 V, valid range 14.2 V - 15.8 V
PASSED	Checking VBus Voltage - PDO 1	VBus is 5.31 V, valid range 4.7 V - 5.55 V
PASSED	Checking VBus Voltage - PDO 5	VBus is 19.8 V, valid range 19 V - 21 V
PASSED	Checking VBus Voltage - PDO 4	VBus is 15.4 V, valid range 14.2 V - 15.8 V
PASSED	Checking VBus Voltage - PDO 5	VBus is 19.8 V, valid range 19 V - 21 V
PASSED	Checking VBus Voltage - PDO 3	VBus is 12.4 V, valid range 11.4 V - 12.6 V
PASSED	Checking VBus Voltage - PDO 5	VBus is 19.8 V, valid range 19 V - 21 V
PASSED	Checking VBus Voltage - PDO 2	VBus is 9.29 V, valid range 8.55 V - 9.45 V
PASSED	Checking VBus Voltage - PDO 5	VBus is 19.8 V, valid range 19 V - 21 V
PASSED	Checking VBus Voltage - PDO 1	VBus is 5.36 V, valid range 4.7 V - 5.55 V

USB PD 3.0 Power Role Swap Initial Sink Tests

Test suite overall result Not Applicable

USB PD 3.0 Fast Role Swap Initial Sink Tests

Test suite overall result Not Applicable

USB PD 3.0 Fast Role Swap Initial Source Tests

Test suite overall result Passed

TD.PD.FRSISRC3.E1 Normal Conditions - Testing Downstream Port [\(trace\)](#)

PASSED	Sending GetSinkCap	GetSinkCap message sent
PASSED	Waiting for FRS Signal	FRS singal detected 0, FRS Current in Sink Cap 0
PASSED	Sending GetSinkCap	GetSinkCap message sent
PASSED	Waiting for FRS Signal	FRS singal detected 0, FRS Current in Sink Cap 0

TD.PD.FRSISRC3.E3 Accept Not Sent - Testing Downstream Port [\(trace\)](#)

PASSED	Sending GetSinkCap	GetSinkCap message sent
SKIPPED	Waiting for message	The UUT doesn't support FRS

TD.PD.FRSISRC3.E4 PS_RDY Not Sent - Testing Downstream Port [\(trace\)](#)

PASSED	Sending GetSinkCap	GetSinkCap message sent
SKIPPED	Waiting for message	The UUT doesn't support FRS

TD.PD.FRSISRC3.E5 PSSourceOnTimer Deadline - Testing Downstream Port [\(trace\)](#)

PASSED	Sending GetSinkCap	GetSinkCap message sent
SKIPPED	Waiting for message	The UUT doesn't support FRS

TD.PD.FRSISRC3.E6 PSSourceOnTimer Timeout - Testing Downstream Port [\(trace\)](#)

PASSED	Sending GetSinkCap	GetSinkCap message sent
SKIPPED	Waiting for message	The UUT doesn't support FRS

USB PD VDM Tests for UFPs and Cables

Test suite overall result Passed

TD.PD.VDMU.E1 Discover Identity Response - Testing Upstream Port [\(trace\)](#)

PASSED	Checking Discover ID Response	SVID must be 0xFF00 (PD SID)
--------	-------------------------------	---------------------------------

PASSED	Checking Discover ID Response	VDM Type must be 1 (Structured VDM)
PASSED	Checking Discover ID Response	Structured VDM Version must be 0 (Version 1.0)
PASSED	Checking Discover ID Response	Reserved bits 12-11 must be 0 (Reserved)
PASSED	Checking Discover ID Response	Object Position must be 0
PASSED	Checking Discover ID Response	Command Type must be 1 (ACK)
PASSED	Checking Discover ID Response	Reserved bit 5 must be 0 (Reserved)
PASSED	Checking Discover ID Response	Command must be 1 (Discover Identity)
PASSED	Checking Discover ID Response	ID Header Product Type must not be 6 or 7 (Reserved)
PASSED	Checking Discover ID Response	Response must have 5 Data Objects

TD.PD.VDMU.E2 Discover SVIDs Response - Testing Upstream Port ([trace](#))

PASSED	Checking Discover SVIDs Response	SVID must be 0xFF00 (PD SID)
PASSED	Checking Discover SVIDs Response	VDM Type must be 1 (Structured VDM)
PASSED	Checking Discover SVIDs Response	Structured VDM Version must be 0 (Version 1.0)
PASSED	Checking Discover SVIDs Response	Reserved bits 12-11 must be 0 (Reserved)
PASSED	Checking Discover SVIDs Response	Object Position must be 0
PASSED	Checking Discover SVIDs Response	Command Type must be 1 (ACK)
PASSED	Checking Discover SVIDs Response	Reserved bit 5 must be 0 (Reserved)
PASSED	Checking Discover SVIDs Response	Command must be 2 (Discover SVIDs)
PASSED	Checking Discover SVIDs Response	Last SVID must be 0

TD.PD.VDMU.E3 Discover Modes Response - Testing Upstream Port ([trace](#))

PASSED	Checking Discover Modes Response	VDM Type must be 1 (Structured VDM)
PASSED	Checking Discover Modes Response	Structured VDM Version must be 0 (Version 1.0)
PASSED	Checking Discover Modes Response	Reserved bits 12-11 must be 0 (Reserved)
PASSED	Checking Discover Modes Response	Object Position must be 0
PASSED	Checking Discover Modes Response	Command Type must be 1 (ACK)
PASSED	Checking Discover Modes Response	Reserved bit 5 must be 0

PASSED	Checking Discover Modes Response	(Reserved) Command must be 3 (Discover Modes)
TD.PD.VDMU.E4 Enter Mode Response - Testing Upstream Port (trace)		
PASSED	Checking Enter Mode Response	VDM Type must be 1 (Structured VDM)
PASSED	Checking Enter Mode Response	Structured VDM Version must be 0 (Version 1.0)
PASSED	Checking Enter Mode Response	Reserved bits 12-11 must be 0 (Reserved)
PASSED	Checking Enter Mode Response	Object Position must be 1
PASSED	Checking Enter Mode Response	Command Type must be 1 (ACK) or 2 (NAK)
PASSED	Checking Enter Mode Response	Reserved bit 5 must be 0 (Reserved)
PASSED	Checking Enter Mode Response	Command must be 4 (Enter Mode)
TD.PD.VDMU.E5 Exit Mode Response - Testing Upstream Port (trace)		
PASSED	Checking Exit Mode Response	VDM Type must be 1 (Structured VDM)
PASSED	Checking Exit Mode Response	Structured VDM Version must be 0 (Version 1.0)
PASSED	Checking Exit Mode Response	Reserved bits 12-11 must be 0 (reserved)
PASSED	Checking Exit Mode Response	Object Position must be 1
PASSED	Checking Exit Mode Response	Command Type must be 2 (NAK)
PASSED	Checking Exit Mode Response	Reserved bit 5 must be 0 (reserved)
PASSED	Checking Exit Mode Response	Command must be 5 (Exit Mode)
TD.PD.VDMU.E6 Discover Identity Response Time - Testing Upstream Port (trace)		
PASSED	Sending Discover Identity	UUT must start responding within 15 ms (answered in 1.01 ms)
PASSED	Sending Discover Identity	UUT must respond with ACK or NAK
TD.PD.VDMU.E7 Discover SVIDs Response Time - Testing Upstream Port (trace)		
PASSED	Sending Discover SVIDs	UUT must start responding within 15 ms (answered in 160 µs)
PASSED	Checking Discover SVIDs Response	Modal Operation is supported, UUT must respond with ACK

TD.PD.VDMU.E8 Discover Modes Response Time - Testing Upstream Port ([trace](#))

PASSED	Sending Discover Modes	UUT must start responding within 15 ms (answered in 140 µs)
PASSED	Sending Discover Modes	Modal Operation is supported, UUT must respond with ACK

TD.PD.VDMU.E9 Enter/Exit Mode Response Time - Testing Upstream Port ([trace](#))

PASSED	Sending Enter Mode	UUT must start responding within 15 ms (answered in 169 µs)
PASSED	Sending Enter Mode	UUT must respond with ACK or NAK to Enter Mode < 7
PASSED	Sending Enter Mode	UUT must respond with NAK to Enter Mode 7
PASSED	Sending Exit Mode	UUT must start responding within 15 ms (answered in 1.02 ms)
PASSED	Sending Exit Mode	UUT must respond same as Enter Mode < 7 (NAK)
PASSED	Sending Exit Mode	UUT must respond with ACK or NAK to Exit Mode 7

TD.PD.VDMU.E10 Discover Identity Wrong SVID - Testing Upstream Port ([trace](#))

PASSED	Sending Discover Identity	UUT must not respond or respond NAK within 15 ms (answered in 1.01 ms)
PASSED	Sending Discover Identity	UUT response SVID must be set to 0xEEEE

TD.PD.VDMU.E11 Discover SVIDs Wrong SVID - Testing Upstream Port ([trace](#))

PASSED	Sending Discover SVIDs	UUT must not respond or respond NAK within 15 ms (answered in 1.01 ms)
PASSED	Sending Discover SVIDs	UUT response SVID must be set to 0xEEEE

TD.PD.VDMU.E12 Discover Modes Wrong SVID - Testing Upstream Port ([trace](#))

PASSED	Sending Discover Modes	UUT must start responding within 15 ms (answered in 122 µs)
PASSED	Sending Discover Modes	UUT must respond with

PASSED	Sending Discover Modes	NAK UUT response SVID must be set to 0xEEEE
TD.PD.VDMU.E13 Enter Mode Wrong SVID - Testing Upstream Port (trace)		
PASSED	Sending Enter Mode	UUT must start responding within 15 ms (answered in 122 µs)
PASSED	Sending Enter Mode	UUT must respond with NAK
PASSED	Sending Enter Mode	UUT response SVID must be set to 0xEEEE
PASSED	Sending Enter Mode	UUT response Object Position must be 1
TD.PD.VDMU.E14 Exit Mode Wrong SVID - Testing Upstream Port (trace)		
PASSED	Sending Exit Mode	UUT must start responding within 15 ms (answered in 123 µs)
PASSED	Sending Exit Mode	UUT must respond with NAK
PASSED	Sending Exit Mode	UUT response SVID must be set to 0xEEEE
PASSED	Sending Exit Mode	UUT response Object Position must be 1
TD.PD.VDMU.E15 Applicability - Testing Upstream Port (trace)		
PASSED	Sending Discover Identity	UUT must start responding within 15 ms (answered in 1.01 ms)
PASSED	Sending Discover Identity	UUT must respond with ACK or NAK
PASSED	Sending Discover SVIDs	UUT must start responding within 15 ms (answered in 152 µs)
PASSED	Sending Discover SVIDs	Modal Operation is supported, UUT must respond with ACK
PASSED	Sending Discover Modes	UUT must start responding within 15 ms (answered in 140 µs)
PASSED	Sending Discover Modes	Modal Operation is supported, UUT must respond with ACK
PASSED	Sending Wrong Enter Mode	UUT must start responding within 15 ms (answered in 132 µs)
PASSED	Sending Wrong Enter Mode	UUT must respond with NAK

PASSED	Sending Wrong Exit Mode	UUT must start responding within 15 ms (answered in 125 µs)
PASSED	Sending Wrong Exit Mode	UUT must respond with NAK
TD.PD.VDMU.E16 Interruption by PD Command - Testing Upstream Port (trace)		
PASSED	Sending Discover Identity	UUT must not send Soft Reset or Hard Reset
PASSED	Sending Discover SVIDs	UUT must not send Soft Reset or Hard Reset
PASSED	Sending Discover Modes	UUT must not send Soft Reset or Hard Reset
PASSED	Sending Wrong Enter Mode	UUT must not send Soft Reset or Hard Reset
PASSED	Sending Wrong Exit Mode	UUT must not send Soft Reset or Hard Reset
TD.PD.VDMU.E17 Interruption by VDM Command - Testing Upstream Port (trace)		
PASSED	Sending Discover Identity	UUT must start responding within 15 ms (answered in 1.01 ms)
PASSED	Sending Discover Identity	UUT must only respond to second request
PASSED	Sending Discover SVIDs	UUT must start responding within 15 ms (answered in 1.01 ms)
PASSED	Sending Discover SVIDs	UUT must only respond to second request
PASSED	Sending Discover Modes	UUT must start responding within 15 ms (answered in 1.01 ms)
PASSED	Sending Discover Modes	UUT must only respond to second request
PASSED	Sending Wrong Enter Mode	UUT must start responding within 15 ms (answered in 1.02 ms)
PASSED	Sending Wrong Enter Mode	UUT must only respond to second request
PASSED	Sending Wrong Exit Mode	UUT must start responding within 15 ms (answered in 1.02 ms)
PASSED	Sending Wrong Exit Mode	UUT must only respond to second request
TD.PD.VDMU.E18 Data Role Swap Hard Reset - Testing Upstream Port (trace)		
PASSED	Sending DR_Swap	UUT must send Hard Reset

USB PD VDM Tests for DFPs

Test suite overall result **Passed**

TD.PD.VDMD.E1 tVDMSenderResponse Deadline - Testing Downstream Port ([trace](#))

SKIPPED	Waiting Discover ID	UUT did not send Discover Identity, test skipped
---------	---------------------	--

TD.PD.VDMD.E2 tVDMSenderResponse Timeout - Testing Downstream Port ([trace](#))

SKIPPED	Waiting Discover ID	UUT did not send Discover Identity, test skipped
---------	---------------------	--

TD.PD.VDMD.E3 Incorrect Identity Fields - Testing Downstream Port ([trace](#))

SKIPPED	Waiting Discover ID	UUT did not send Discover Identity, test skipped
---------	---------------------	--

TD.PD.VDMD.E4 Applicability - Testing Downstream Port ([trace](#))

PASSED	Sending VDM requests	UUT must not respond or respond NAK to Discover Identity
PASSED	Sending VDM requests	UUT must not respond or respond NAK to Discover SVIDs
PASSED	Sending VDM requests	UUT must not respond or respond NAK to Discover Modes
PASSED	Sending VDM requests	UUT must not respond or respond NAK to Enter Mode
PASSED	Sending VDM requests	UUT must not respond or respond NAK to Exit Mode

USB PD 3.0 VDM Tests

Test suite overall result **Not Applicable**

DisplayPort Alt-Mode Tests for UFPs and Cables

Test suite overall result **Failed**

TD.PD.DPU.E1 Enter Mode ACK Response - Testing Upstream Port ([trace](#))

PASSED	Sending Enter Mode	UUT must start responding within 25 ms
--------	--------------------	--

PASSED	Sending Enter Mode	(answered in 173 us) UUT must respond with ACK or NAK
PASSED	Sending Enter Mode	UUT must respond with SVID = 0xFF01
PASSED	Sending Enter Mode	UUT must respond with Number Of Data Objects = 1
TD.PD.DPU.E2 Status Update Command - Testing Upstream Port (trace)		
PASSED	Sending Status Update	UUT must start responding within 15 ms (answered in 1.01 ms)
PASSED	Sending Status Update	UUT must respond with ACK
PASSED	Sending Status Update	UUT must return its DP Status VDO
PASSED	Sending Status Update	UUT must return non-zero DisplayPort Status
PASSED	Sending Status Update	Bits 31-9 of DP Status VDO are reserved and must be 0
TD.PD.DPU.E3 Time from Vbus/Vconn on to UFP Ready (Info only) - Testing Upstream Port (trace)		
PASSED	Testing with 10 ms delay	Source Cap sent after 332 ms is accepted
PASSED	Testing with 20 ms delay	Source Cap sent after 186 ms is accepted
PASSED	Testing with 30 ms delay	Source Cap sent after 191 ms is accepted
PASSED	Testing with 40 ms delay	Source Cap sent after 201 ms is accepted
PASSED	Testing with 50 ms delay	Source Cap sent after 211 ms is accepted
PASSED	Testing with 60 ms delay	Source Cap sent after 221 ms is accepted
PASSED	Testing with 70 ms delay	Source Cap sent after 231 ms is accepted
PASSED	Testing with 80 ms delay	Source Cap sent after 241 ms is accepted
PASSED	Testing with 90 ms delay	Source Cap sent after 251 ms is accepted
PASSED	Testing with 100 ms delay	Source Cap sent after 261 ms is accepted
PASSED	Overall Result	Minimum delay is 186 ms
TD.PD.DPU.E4 Time from HPD event to PD message (Info only) - Testing Upstream Port (trace)		
SKIPPED	Starting DPU.E4	DPU.E4 is not included in this release

TD.PD.DPU.E5 Proper Pin Assignment Support for Receptacle-based DP UUT - Testing Upstream Port
([trace](#))

PASSED	Starting DPU.E5	DP_is_CtoDP_cable must be No for receptacle UUT
PASSED	Checking VIF parameters vs. Disc Modes Ack	Captive_Cable declared as 0, Receptacle Indication was 0x40
FAILED	Checking VIF parameters vs. Disc Modes Ack	Type_C_Supports_DP_Alt_Mode_as_UFP_D declared as 0, UFP_D_Capable was 0x1
PASSED	Checking VIF parameters vs. Disc Modes Ack	Type_C_Supports_DP_Alt_Mode_as_DFP_D declared as 0, DFP_D_Capable was 0

TD.PD.DPU.E6 Proper Pin Assignment Support for C to DP Adapter Cables - Testing Upstream Port
([trace](#))

SKIPPED	Starting DPU.E6	UUT is not a C to DP cable; test skipped
----------------	-----------------	--

TD.PD.DPU.E7 Proper Pin Assignment Support for Protocol Converter Cables - Testing Upstream Port
([trace](#))

SKIPPED	Starting DPU.E7	UUT does not have captive cable, or UUT is a C to DP cable; test skipped
----------------	-----------------	--

TD.PD.DPU.E8 C to DP Adapter Test " DP Connector Disconnected - Testing Upstream Port ([trace](#))

SKIPPED	Starting DPU.E8	UUT is not a C to DP cable; test skipped
----------------	-----------------	--

TD.PD.DPU.E9 C to DP Adapter Test " DP Connector Attached to DP Source - Testing Upstream Port
([trace](#))

SKIPPED	Starting DPU.E9	UUT is not a C to DP cable; test skipped
----------------	-----------------	--

TD.PD.DPU.E10 C to DP Adapter Test " DP Connector Attached to DP Sink - Testing Upstream Port
([trace](#))

SKIPPED	Starting DPU.E10	UUT is not a C to DP cable; test skipped
----------------	------------------	--

DisplayPort Alt-Mode Tests for DFPs

Test suite overall result **Not Applicable**