



Does the pull up is enough for DDC scl and sda ? is 2k enough? this is DNP since the level translator has internal pull up

Why is not HPD is taken from FPGA? In previous TMD5 IC the HPD was taken from FPGA and given to the sink and then from HPD source will be given to connector




What is the purpose of SIGDET. Why is the output given to FPGA?









What does the Source present signal mean does it implies the cable detect or power detect signal?


Please verify the Pin strapping check whether it is in Pin strap mode and is whether configured for both FRL and TMD5 transmission



Please verify this for the Source side application



I2C Address: 1011101



Note: The all the connection is for FMC HPC connector and the VADj FMC voltage is adjustable to 1.2V and 1.8V so the voltage is not mentioned