

# XIO2001 Implementation Guide

Computer Connectivity Solutions

## ABSTRACT

This document is provided to assist platform designers using the XIO2001 PCI Express to PCI Translation Bridge. Detailed information can be found in the [XIO2001 Data Manual](#). However, this document provides board design suggestions for the various device features when designing in the XIO2001.

## Contents

1	Typical System Implementation .....	3
2	Power Considerations .....	4
2.1	1.5-V and 3.3-V Digital Supplies .....	4
2.2	1.5-V and 3.3-V Analog Supplies .....	4
2.3	$V_{CCP}$ Clamping Rail .....	4
2.4	Combined Power Outputs .....	4
2.5	Auxiliary Power .....	5
2.6	$V_{SS}$ and $V_{SSA}$ Terminals .....	5
2.7	Capacitor Selection Recommendations .....	5
2.8	Power-Up/Down Sequencing .....	5
2.9	Power Supply Filtering Recommendations .....	5
3	PCI Express Interface Considerations .....	7
3.1	2.5-Gb/s Transmit and Receive Links .....	7
3.2	PCI Express Transmitter Reference Resistor .....	8
3.3	PCI Express Reference Clock Inputs .....	8
3.4	PCI Express Reset .....	9
3.5	PCI Express Wake .....	9
4	PCI Bus Interface Considerations .....	9
4.1	Bus Parking .....	12
5	Miscellaneous Terminal Considerations .....	13
5.1	GPIO Terminals .....	13
5.2	GRST Terminal .....	13
5.3	JTAG Terminals .....	13
6	Interrupt Configurations .....	13
7	Software Considerations .....	14
7.1	Serial EEPROM Interface Configuration .....	15
7.2	BIOS Considerations .....	15
7.3	Classic PCI Configuration Registers .....	16
8	Power Management Considerations .....	16
8.1	D3/L2 Power Management Information .....	16
8.2	Active-State Power Management Information .....	17
8.3	PCI Bus Power Override Information .....	17
8.4	CLKRUN Information .....	18
8.5	PCI Bus Clock Power and EMI Considerations .....	18
9	Reference Documents .....	18
10	Reference Schematics .....	19

---

**List of Figures**


1	Typical System Implementation .....	3
2	Filter Designs .....	7
3	External PCI Bus Clock Configuration .....	10
4	External Arbiter Connections.....	12

**List of Tables**

1	XIO2001/PCI Express Device Terminal Connection Details .....	7
2	Interrupt Binding on Option Cards.....	14

## 1 Typical System Implementation

**Figure 1** shows a typical implementation of the XIO2001 PCI Express (PCIe) to PCI translation bridge. The device serves as a bridge between an upstream PCIe device and up to six downstream PCI bus devices. The XIO2001 operates only with the PCIe interface as the primary bus and the PCI bus interface as the secondary bus. The PCI bus interface is 32 bits wide and the XIO2001 can be set to provide a PCI clock that operates at 25 MHz, 33 MHz, 50 MHz, or 66 MHz.



**Figure 1. Typical System Implementation**

Either a common differential 100 MHz PCIe reference clock or an asynchronous single-ended 125 MHz reference clock is supported. **Figure 1** illustrates the common 100 MHz reference clock option.

If  $V_{AUX}$  power states are a system requirement, the XIO2001 maintains system configuration information in sticky register bits.

The EEPROM can set various configuration registers but is not necessary if those registers are settable via software/BIOS for the system.

The serial IRQ bus passes ISA-style legacy interrupts upstream to the system host controller. Some PCI devices require ISA-style legacy interrupts in order to function properly. The XIO2001 converts serial bus IRQs into PCIe upstream MSI messages.

Up to five general-purpose inputs and outputs (GPIOs) exist for further system customization. Options exist for the clock run,  $LOCK$ ,  $PME$ , M66 enable, external arbiter, and power override features, if any of the PCI bus devices require these features.

## 2 Power Considerations

### 2.1 1.5-V and 3.3-V Digital Supplies

The XIO2001 requires both 1.5-V and 3.3-V digital power.

The 1.5-V terminals are named  $V_{DD\_15}$ . These terminals supply power to the digital core. The 1.5-V core allows for a significant reduction in both power consumption and logic switching noise.

The 3.3-V terminals are named  $V_{DD\_33}$  and supply power to most of the input and output cells.

Both the  $V_{DD\_15}$  and  $V_{DD\_33}$  supplies must have 0.1- $\mu$ F bypass capacitors to  $V_{SS}$  (ground) in order for proper operation. The recommendation is one capacitor for each power terminal.

When placing and connecting all bypass capacitors, high-speed board design rules must be followed.

### 2.2 1.5-V and 3.3-V Analog Supplies

Both 1.5-V and 3.3-V analog power is required by the XIO2001. Since circuit noise on the analog power terminals must be minimized, a Pi filter is recommended. All  $V_{DDA\_15}$  terminals must be connected together and share one Pi filter. All  $V_{DDA\_33}$  terminals must be connected together and share a second Pi filter.

Both the 1.5-V and 3.3-V analog supplies must have 0.1- $\mu$ F bypass capacitors connected to  $V_{SSA}$  (ground) in order for proper operation. The recommendation is one capacitor for each power terminal. In addition, one 1000-pF capacitor per Pi filter is recommended. This 1000-pF capacitor is attached to the device side of the Pi filter and to  $V_{SSA}$  (ground). High-speed board design rules must be followed when connecting bypass capacitors to  $V_{DDA}$  and  $V_{SSA}$ .

### 2.3 $V_{CCP}$ Clamping Rail

The XIO2001 has a PCI bus I/O clamp rail (PCIR) that can be either 3.3 V or 5 V, depending on the system implementation. For 25-MHz or 33-MHz PCI bus implementations, PCIR may be connected to either 3.3 V or 5.0 V. For 50-MHz or 66-MHz PCI bus implementations, a 3.3-V connection is the only approved configuration. The power source for this clamp rail is a standard digital supply. The power source for this clamp rail is a standard digital supply. The PCIR terminals should be connected to the digital supply via an inline 1 k $\Omega$  resistor. A 0.1- $\mu$ F decoupling capacitor is also recommended at each PCIR terminal.

If PCIR is attached to a 5.0-V supply, the XIO2001 will only output 3.3-V amplitude signals on the PCI bus. The received PCI bus signal amplitudes may be either 3.3 V or 5.0 V. The PCI bus I/O cells are 5.0-V tolerant and the XIO2001 device is not damaged by 5.0-V input signal amplitudes.

### 2.4 Combined Power Outputs

To support  $V_{AUX}$  system requirements, the XIO2001 internally combines main power with  $V_{AUX}$  power. There are three combined power rails in the XIO2001. These three power rails are distributed to the analog circuits, digital logic, and I/O cells that must operate during the  $V_{AUX}$  state. Each of the three power rails has an output terminal for the external attachment of bypass capacitors to minimize circuit switching noise. These terminals are named  $V_{DD\_15\_COMB}$ ,  $V_{DD\_33\_COMB}$ , and  $V_{DD\_33\_COMBIO}$ .

The recommended bypass capacitors for each combined output terminal are 1000 pF, 0.01  $\mu$ F, and 1.0  $\mu$ F. When placing these capacitors on the bottom side of the circuit board, the smallest capacitor is positioned next to the via associated with the combined output terminal and the largest capacitor is the most distant from the via. The circuit board trace width connecting the combined output terminal via to the capacitors must be at least 12 to 15 mils wide with the trace length as short as possible.

Other than the three recommended capacitors, no external components or devices may be attached to these combined output terminals.

## 2.5 Auxiliary Power

If  $V_{AUX}$  power is available in the system, the XIO2001 has the  $V_{DD\_33\_AUX}$  terminal to support this feature. Without fully understanding a system's  $V_{AUX}$  power distribution design, recommending external components for the XIO2001 is difficult. At a minimum, a 0.1- $\mu$ F bypass capacitor is placed near the XIO2001 and attached to the system's  $V_{AUX}$  power supply. A robust design may include a Pi filter with bulk capacitors (5  $\mu$ F to 100  $\mu$ F) to minimize voltage fluctuations. When the system is cycling main power or is in the  $V_{AUX}$  state, the  $V_{DD\_33\_AUX}$  terminal requirements are that the input voltage cannot exceed 3.6 V or drop below 3.0 V for proper operation of the bridge.

If  $V_{AUX}$  power is not present within the system, this terminal is connected to  $V_{SS}$  through a resistor with a value greater than 3 k $\Omega$ .

## 2.6 $V_{SS}$ and $V_{SSA}$ Terminals

For proper operation of the XIO2001, a unified  $V_{SS}$  and  $V_{SSA}$  ground plane is recommended. The circuit board stack-up recommendation is to implement a layer two ground plane directly under the XIO2001 device. Both the circuit board vias and ground trace widths that connect the  $V_{SS}$  and  $V_{SSA}$  ball pads to this ground plane must be oversized to provide a low impedance connection.

## 2.7 Capacitor Selection Recommendations

When selecting bypass capacitors for the XIO2001 device, X7R-type capacitors are recommended. The frequency versus impedance curves, quality, stability, and cost of these capacitors make them a logical choice for most computer systems.

The selection of bulk capacitors with low-ESR specifications is recommended to minimize low-frequency power supply noise. Today, the best low-ESR bulk capacitors are radial leaded aluminum electrolytic capacitors. These capacitors typically have ESR specifications that are less than 0.01  $\Omega$  at 100 kHz. Also, several manufacturers sell "D" size surface mount specialty polymer solid aluminum electrolytic capacitors with ESR specifications slightly higher than 0.01  $\Omega$  at 100 kHz. Both of these bulk capacitor options significantly reduce low-frequency power supply noise and ripple.

## 2.8 Power-Up/Down Sequencing

---

**NOTE:** The power sequencing recommendations in this section exclude the  $V_{DD\_33\_AUX}$  terminal.

---

All XIO2001 analog and digital power terminals must be controlled during the power-up and power-down sequence. Absolute maximum power terminal ratings must not be exceeded to prevent damaging the device. All power terminals must remain within 3.6 V to prevent damaging the XIO2001.

For additional power sequencing requirements, please reference the *XIO2001 Data Manual* (literature number [SCPS212](#)) and the *PCI-Express Card Electromechanical Specification*, Revision 2.0.

## 2.9 Power Supply Filtering Recommendations

To meet the PCI-Express jitter specifications, low-noise power supplies are required on several of the XIO2001 voltage terminals. The power terminals that require low-noise power include  $V_{DDA\_15}$  and  $V_{DDA\_33}$ . This section provides guidelines for the filter design to create low-noise power sources.

The least expensive solution for low-noise power sources is to filter existing 3.3-V and 1.5-V power supplies. This solution requires analysis of the noise frequencies present on the power supplies. The XIO2001 has external interfaces operating at clock rates of 25 MHz, 33 MHz, 50 MHz, 66 MHz, 100 MHz, 125 MHz, and 2.5 GHz. Other devices located near the XIO2001 may produce switching noise at different frequencies. Also, the power supplies that generate the 3.3 V and 1.5 V power rails may add low frequency ripple noise. Linear regulators have feedback loops that typically operate in the 100 kHz range. Switching power supplies typically have operating frequencies in the 500 kHz range. When analyzing power supply noise frequencies, the first, third, and fifth harmonic of every clock source should be considered.

Critical analog circuits within the XIO2001 must be shielded from this power supply noise. The fundamental requirement for a filter design is to reduce power supply noise to a peak-to-peak amplitude of less than 25 mV. This maximum noise amplitude should apply to all frequencies from 0 Hz to 12.5 GHz.

The following information should be considered when designing a power supply filter:

- Ideally, the series resonance frequency for each filter component should be greater than the fifth harmonic of the maximum clock frequency. With a maximum clock frequency of 1.25 GHz, the third harmonic is 3.75 GHz and the fifth harmonic is 6.25 GHz. Finding inductors and capacitors with a series resonance frequency above 6.25 GHz is both difficult and expensive. Components with a series resonance frequency in the 4 to 6 GHz range are a good compromise.
- The inductor(s) associated with the filter must have a DC resistance low enough to pass the required current for the connected power terminals. The voltage drop across the inductor must be low enough to meet the minus 10% voltage margin requirement associated with each XIO2001 power terminal. Power supply output voltage variation must be considered as well as voltage drops associated with any connector pins and circuit board power distribution geometries.
- The Q versus frequency curve associated with the inductor must be appropriate to reduce power terminal noise to less than the maximum peak-to-peak amplitude requirement for the XIO2001. Recommending a specific inductor is difficult because every system design is different and therefore the noise frequencies and noise amplitudes are different. Many factors will influence the inductor selection for the filter design. Power supplies must have adequate input and output filtering. A sufficient number of bulk and bypass capacitors are required to minimize switching noise. Assuming that board level power is properly filtered and minimal low frequency noise is present, frequencies less than 10 MHz, an inductor with a Q greater than 20 from approximately 10 MHz to 3 GHz should be adequate for most system applications.
- The series component(s) in the filter may either be an inductor or a ferrite bead. Testing has been performed on both component types. When measuring PCI-Express link jitter, the inductor or ferrite bead solutions produce equal results. When measuring circuit board EMI, the ferrite bead is a superior solution.



---

**NOTE:** The XIO2001 reference schematics include ferrite beads in the analog power supply filters.

---

- When designing filters associated with power distribution, the power supply is a low impedance source and the device power terminals are a low impedance load. The best filter for this application is a T filter. See [Figure 2](#) for a T-filter circuit. Some system may require this type of filter design if the power supplies or nearby components are exceptionally noisy. This type of filter design is recommended if a significant amount of low frequency noise, frequencies less than 10 MHz, is present in a system.
- For most applications a Pi filter will be adequate. See [Figure 2](#) for a Pi-filter circuit. When implementing a Pi filter, the two capacitors and the inductor must be located next to each other on the circuit board and must be connected together with wide low impedance traces. Capacitor ground connections must be short and low impedance.
- If a significant amount of high frequency noise, frequencies greater than 300 MHz, is present in a system, creating an internal circuit board capacitor will help reduce this noise. This is accomplished by locating power and ground planes next to each other in the circuit board stackup. A gap of 0.003 mils between the power and ground planes will significantly reduce this high frequency noise.
- Another option for filtering high-frequency logic noise is to create an internal board capacitor using signal layer copper plates. When a component requires a low-noise power supply, usually the Pi filter is located near the component. Directly under the Pi filter, a plate capacitor may be created. In the circuit board stack-up, select a signal layer that is physically located next to a ground plane. Then, generate an internal 0.25 inch by 0.25 inch plate on that signal layer. Assuming a 0.006 mil gap between the signal layer plate and the internal ground plane, this will generate a 12 pF capacitor. By connecting this plate capacitor to the trace between the Pi filter and the component's power terminals, an internal circuit board high frequency bypass capacitor is created. This solution is extremely effective for switching frequencies above 300 MHz.

[Figure 2](#) illustrates two different filter designs that may be used with the XIO2001 to provide lownoise power to critical power terminals.



**Figure 2. Filter Designs**

### 3 PCI Express Interface Considerations

The XIO2001 has an x1 PCI Express interface that runs at 2.5 Gb/s and is fully compliant to the *PCI Express Base Specification*, Revision 2.0. The remainder of this section describes implementation considerations for the XIO2001 primary PCI Express interface.

#### 3.1 2.5-Gb/s Transmit and Receive Links

The XIO2001 TX and RX terminals attach to the upstream PCI Express device over a 2.5-Gb/s high-speed differential transmit and receive PCI Express x1 Link. The connection details are provided in [Table 1](#).

**Table 1. XIO2001/PCI Express Device Terminal Connection Details**

TERMINAL NAME		COMMENTS
XIO2001	UPSTREAM PCI EXPRESS DEVICE	
TXP	RXP	XIO2001's transmit positive differential terminal connects to the upstream device's receive positive differential terminal.
TXN	RXN	XIO2001's transmit negative differential terminal connects to the upstream device's receive negative differential terminal.
RXP	TXP	XIO2001's receive positive differential terminal connects to the upstream device's transmit positive differential terminal.
RXN	TXN	XIO2001's receive negative differential terminal connects to the upstream device's transmit negative differential terminal.

The XIO2001 TXP and TXN terminals comprise a low-voltage, 100- $\Omega$  differentially driven signal pair. The RXP and RXN terminals for the XIO2001 receive a low-voltage, 100- $\Omega$  differentially driven signal pair. The XIO2001 has integrated 50- $\Omega$  termination resistors to  $V_{ss}$  on both the RXP and RXN terminals eliminating the need for external components.

Each lane of the differential signal pair must be ac-coupled. The recommended value for the series capacitor is 0.1  $\mu$ F. To minimize stray capacitance associated with the series capacitor circuit board solder pads, 0402-sized capacitors are recommended.

When routing a 2.5-Gb/s low-voltage, 100- $\Omega$  differentially driven signal pair, the following circuit board design guidelines must be considered:

1. The PCI-Express drivers and receivers are designed to operate with adequate bit error rate margins over a 20" maximum length signal pair routed through FR4 circuit board material.
2. Each differential signal pair must be 100- $\Omega$  differential impedance with each single-ended lane measuring in the range of 50  $\Omega$  to 55  $\Omega$  impedance to ground.

3. The differential signal trace lengths associated with a PCI Express high-speed link must be length matched to minimize signal jitter. This length matching requirement applies only to the P and N signals within a differential pair. The transmitter differential pair does not need to be length matched to the receiver differential pair. The absolute maximum trace length difference between the TXP signal and TXN signal must be less than 5 mils. This also applies to the RXP and RXN signal pair.
4. If a differential signal pair is broken into segments by vias, series capacitors, or connectors, the length of the positive signal trace must be length matched to the negative signal trace for each segment. Trace length differences over all segments are additive and must be less than 5 mils.
5. The location of the series capacitors is critical. For add-in cards, the series capacitors are located between the TXP/TXN terminals and the PCI-Express connector. In addition, the capacitors are placed near the PCI Express connector. This translates to two capacitors on the motherboard for the downstream link and two capacitors on the add-in card for the upstream link. If both the upstream device and the downstream device reside on the same circuit board, the capacitors are located near the TXP/TXN terminals for each link.
6. The number of vias must be minimized. Each signal trace via reduces the maximum trace length by approximately 2 inches. For example: if 6 vias are needed, the maximum trace length is 8 inches.
7. When routing a differential signal pair, 45 degree angles are preferred over 90 degree angles. Signal trace length matching is easier with 45-degree angles and overall signal trace length is reduced.
8. The differential signal pairs must not be routed over gaps in the power planes or ground planes. This causes impedance mismatches.
9. If vias are used to change from one signal layer to another signal layer, it is important to maintain the same  $50\text{-}\Omega$  impedance reference to the ground plane. Changing reference planes causes signal trace impedance mismatches. If changing reference planes cannot be prevented, bypass capacitors connecting the two reference planes next to the signal trace vias will help reduce the impedance mismatch.
10. If possible, the differential signal pairs must be routed on the top and bottom layers of a circuit board. Signal propagation speeds are faster on external signal layers.

### 3.2 PCI Express Transmitter Reference Resistor

The REF0\_PCIE and REF1\_PCIE terminals connect to an external resistor to set the drive current for the PCI Express TX driver. The recommended resistor value is  $14,532\text{ }\Omega$  with 1% tolerance.

A  $14,532\text{-}\Omega$  resistor is a custom value. To eliminate the need for a custom resistor, two series resistors are recommended: a  $14,300\text{-}\Omega$ , 1% resistor and a  $232\text{-}\Omega$ , 1% resistor. Trace lengths must be kept short to minimize noise coupling into the reference resistor terminals.

### 3.3 PCI Express Reference Clock Inputs

The XIO2001 requires an external reference clock for the PCI-Express interface. The *PCI Express Base Specification* and *PCI Express Card Electromechanical Specification* provide information concerning the requirements for this reference clock. The XIO2001 is designed to meet all stated specifications when the reference clock input is within all PCI Express operating parameters. This includes both standard clock oscillator sources or spread spectrum clock oscillator sources.

The XIO2001 supports two options for the PCI Express reference clock: a 100-MHz common differential reference clock or a 125-MHz asynchronous single-ended reference clock. Both implementations are described below.

The first option is a system-wide, 100-MHz differential reference clock. A single clock source with multiple differential clock outputs is connected to all PCI Express devices in the system. The differential connection between the clock source and each PCI Express device is point-to-point. This system implementation is referred to as a common clock design.

The XIO2001 is optimized for this type of system clock design. The REFCLK+ and REFCLK- terminals provide differential reference clock inputs to the XIO2001. The circuit board routing rules associated with the 100-MHz differential reference clock are the same as the 2.5-Gb/s TX and RX link routing rules itemized in [Section 3.1](#). The only difference is that the differential reference clock does not require series capacitors. The requirement is a DC connection from the clock driver output to the XIO2001 receiver input. Electrical specifications for these differential inputs are included in the *XIO2001 Data Manual*.

Terminating the differential clock signal is circuit board design specific. But, the XIO2001 design has no internal 50- $\Omega$ -to-ground termination resistors. Both REFCLK inputs, at approximately 20 k $\Omega$  to ground, are high-impedance inputs.

The second option is a 125-MHz asynchronous single-ended reference clock. For this case, the devices at each end of the PCI Express link have different clock sources. The XIO2001 has a 125-MHz single-ended reference clock option for asynchronous clocking designs. When the REFCLK125\_SEL input terminal is tied to  $V_{DD\_33}$ , this clocking mode is enabled.

The single-ended reference clock is attached to the REFCLK+ terminal. The REFCLK+ input, at approximately 20 k $\Omega$ , is a high-impedance input. Any clock termination design must account for a high-impedance input. The REFCLK- terminal is attached to a 0.1- $\mu$ F capacitor. The capacitor's second terminal is connected to  $V_{SSA}$ . Electrical specifications for this single-ended input are included in the *XIO2001 Data Manual*.

### 3.4 PCI Express Reset

The XIO2001 PCI Express reset ( $\overline{PERST}$ ) terminal connects to the upstream PCI Express device's  $\overline{PERST}$  output. The  $\overline{PERST}$  input cell has hysteresis and is operational during both the main power state and  $V_{AUX}$  power state. No external components are required.

Please reference the *XIO2001 Data Manual* and *PCI Express Card Electromechanical Specification* to fully understand the  $\overline{PERST}$  electrical requirements and timing requirements associated with power-up and power-down sequencing. Also, the data manual identifies all configuration and memory-mapped register bits that are reset by  $\overline{PERST}$ .

### 3.5 PCI Express Wake

$\overline{WAKE}$  is an open-drain output from the XIO2001 that is driven low to re-activate the PCI Express link hierarchy's main power rails and reference clocks. This PCI Express side-band signal is connected to the  $\overline{WAKE}$  input on the upstream PCIe device.  $\overline{WAKE}$  is operational during both the main power state and  $V_{AUX}$  power state.

Since  $\overline{WAKE}$  is an open-drain output, a system side pullup resistor is required to prevent the signal from floating. The drive capability of this open-drain output is 4 mA. Therefore, the value of the selected pullup resistor must be large enough to assure a logic low signal level at the receiver. A robust system design will select a pullup resistor value that de-rates the output driver current capability by a minimum of 50%. At 3.3 V with a de-rated drive current equal to 2 mA, the minimum resistor value is 1.65 k $\Omega$ . Larger resistor values are recommended to reduce the current drain on the  $V_{AUX}$  supply.


## 4 PCI Bus Interface Considerations

The XIO2001 has a 32-bit PCI interface that can operate at 25 MHz, 33 MHz, 50 MHz or 66 MHz. This interface is compliant with the *PCI Local Bus Specification*, Revision 2.3 and 3.0. The remainder of this section describes implementation considerations for the XIO2001 secondary PCI bus interface.

- AD31:0, C/BE[3:0], PAR, DEVSEL, FRAME, STOP, TRDY, PERR, SERR, and  $\overline{IRDY}$  are required signals and must be connected to each PCI bus device. The maximum signal loading specification for a 66 MHz bus is 30 pF and for a 33 MHz bus is 50 pF. All of these signals are bused and synchronous to the PCI clock. All synchronous PCI bus signals must be length matched to meet clock setup and hold requirements. PCI bus approved pullup resistors connected to  $V_{CCP}$  are needed on the following terminals:  $\overline{IRDY}$ , TRDY, FRAME, STOP, PERR, SERR, and DEVSEL.
- The XIO2001 supports up to six external PCI bus devices with individual CLKOUT, REQ, and GNT signals. An internal PCI bus clock generator function provides six low-skew clock outputs. Plus, there are six REQ inputs and six GNT outputs from the internal PCI bus arbiter. Each PCI bus device connects to one CLKOUT signal, one REQ signal, and one GNT signal. All three signals are point-to-point connections. The REQ and GNT signals are synchronous and must be length matched to meet clock setup and hold requirements. Unused CLKOUT signals can be disabled by asserting the appropriate CLOCK\_DISABLE bit in the clock control register at offset D8h. Unused REQ signals can be disabled using a weak pullup resistor to  $V_{CCP}$ . Unused GNT signals are no connects.
-

An external clock feedback feature is provided to de-skew PCI bus clocks. Connecting the CLKOUT[6] terminal to the CLK terminal is required if any of the other six CLKOUT[5:0] terminals are used to clock PCI bus devices. All connected CLKOUT[6:0] signals must be length matched within 10 mils to minimize clock skew and satisfy PCI bus setup and hold requirements for synchronous signals. The CLKOUT signals should be slightly longer than the longest synchronous PCI bus signal trace. [Figure 3](#) illustrates the external PCI bus clock feedback feature. The use of series resistors on the seven PCI bus clocks should be considered to reduce circuit board EMI.

**NOTE:** There is one exception to this length matching rule associated with connecting a CLKOUT signal to PCI socket. For this case, the CLKOUT signal connected to a PCI socket should be 2.5 inches shorter than the other CLKOUT signals.



**Figure 3. External PCI Bus Clock Configuration**

- The XIO2001 has options providing for four different PCI clock frequencies: 25 MHz, 33 MHz, 50 MHz, and 66MHz. The clock frequency provided is determined by the states of the M66EN and PCLK66\_SEL terminals at the de-assertion of  $\overline{\text{PERST}}$ .
- The PCLK66\_SEL terminal determines if the XIO2001 provides either the standard 33/66 MHz frequencies or 25/50 MHz frequencies. If this terminal is pulled high at the de-assertion of  $\overline{\text{PERST}}$ , then CLKOUTx terminals provide the standard PCI 33/66 MHz frequencies (depending on the state of M66EN). If the terminal is pulled low at the de-assertion of  $\overline{\text{PERST}}$ , then a 25/50 MHz frequency is provided instead. The determination of what frequency to use is design-specific, and this terminal must be pulled high or low appropriately.
- The M66EN terminal determines if the PCI Bus will operate at low speed (50/25 MHz) or high speed (66/33 MHz). At the de-assertion of  $\overline{\text{PERST}}$ , the M66EN terminal is checked and if it is pulled to  $V_{CCP}$ , then the high-speed (66 MHz or 50 MHz) frequencies are used. If the pin is low, then the low-speed (33 MHz or 25 MHz) frequencies are used. If the speed of all devices attached to the PCI bus is known, then this terminal can be pulled appropriately to set the speed of the PCI bus. If add-in card slots are present on a high-speed bus that may have low speed devices attached, then the terminal can be pulled high and connected to the slot, permitting the add-in card to pull the terminal low and reduce the bus speed if a low-speed card is inserted.
- IDSEL for each PCI bus device must be resistively coupled (100  $\Omega$ ) to one of the address lines between AD31 and AD16. Please refer to the *XIO2001 Data Manual* for the configuration register transaction device number to AD bit translation chart.
-

PCI interrupts can be routed to the INT[D:A] inputs on the XIO2001. These four inputs are asynchronous to the PCI bus clock and will detect state changes even if the PCI bus clock is stopped. For each INT[D:A] input, an approved PCI bus pullup resistor to  $V_{CCP}$  is required to keep each interrupt signal from floating. Interrupts on the XIO2001 that are not connected to any device may be tied together and pulled-up through a single resistor.

- PRST is a required PCI bus signal and must be connected to all devices. This output signal is asynchronous to the PCI bus clock. Since the output driver is always enabled and either driving high or low, no pullup resistor is needed.
- LOCK is an optional PCI bus signal. If LOCK is present in a system, it is connected to each PCI bus device that supports the feature and must meet PCI bus loading requirements for the selected clock frequency. An approved PCI bus pullup resistor to  $V_{CCP}$  is required to keep this signal from floating, even if it is not connected to devices on the bus. LOCK is a bused signal and synchronous to the PCI bus clock. All synchronous PCI bus signals must be length matched to meet clock setup and hold requirements.
- SERIRQ is an optional PCI bus signal. When PERST is de-asserted, if a pullup resistor to  $V_{CCP}$  is detected on terminal M08, the serial IRQ interface is enabled. A pulldown resistor to  $V_{SS}$  disables this feature. If SERIRQ is present in a system, it is connected to each PCI bus device that supports the feature and must meet PCI bus loading requirements for the selected clock frequency. An approved PCI bus pullup resistor to  $V_{CCP}$  is required to keep this signal from floating. SERIRQ is a bused signal and synchronous to the PCI bus clock. All synchronous PCI bus signals must be length matched to meet clock setup and hold requirements.

---

**NOTE:** SERIRQ does not support serialized PCI interrupts and is used for serializing the 16 ISA interrupts.

---

- CLKRUN is an optional PCI bus signal that is shared with the GPIO0 terminal. When PERST is de-asserted and if a pullup resistor to  $V_{DD_{33}}$  is detected on terminal C11 (CLKRUN\_EN), the clock run feature is enabled. A no connect on the C11 terminal disables the CLKRUN feature. If CLKRUN is required in a system, this terminal is connected to each PCI bus device and must meet PCI bus loading requirements for the selected clock frequency. An approved PCI bus pullup resistor to  $V_{DD_{33}}$  is required per the *PCI Mobile Design Guide*. CLKRUN is a bused signal and synchronous to the PCI bus clock. All synchronous PCI bus signals must be length matched to meet clock setup and hold requirements.

---


**NOTE:** If CLKRUN is used in a system, it must be supported by all devices attached to the PCI bus; if a device that does not support CLKRUN is attached to a bus where it is enabled, there is a danger that it will not be able to have a clock when it requires one.

---

- PWR\_OVRD is an optional PCI bus signal that is shared with the GPIO1 terminal. In PWR\_OVRD mode, this terminal is always an output and is asynchronous to the PCI bus clock. When the power override control bits in the general control register at offset D4h are set to 001b or 011b, the M09 terminal operates as the PWR\_OVRD signal. Prior to setting the power override control bits, the GPIO1 // PWR\_OVRD terminal defaults to a standard GPIO terminal.
- PME is an optional PCI bus input terminal to detect power management events from downstream devices. The PME terminal is operational during both main power states and  $V_{AUX}$  states. The PME receiver has hysteresis and expects an asynchronous input signal. The board design requirements associated with this PME terminal are the same whether or not the terminal is connected to a downstream device. If the system includes a  $V_{AUX}$  supply, the PME terminal requires a weak pullup resistor connected to VAUX to keep the terminal from floating. If no  $V_{AUX}$  supply is present, the pullup resistor is connected to  $V_{DD_{33}}$ .
- The bridge supports external PCI bus clock sources. If an external clock is a system requirement, the external clock source is connected to the CLK terminal. The trace length relationship between the synchronous bus signals and the external clock signals that is previously described is still required to meet PCI bus setup and hold. For external clock mode, all seven CLKOUT[6:0] terminals can be disabled using the clock control register at offset D8h. Plus, the XIO2001 clock run feature must be disabled with external PCI bus clocks because there is no method of turning off external clocks.

**NOTE:** If an external clock with a frequency higher than 33 MHz is used, the M66EN terminal must be pulled up for the XIO2001 to function correctly.

- The XIO2001 supports an external PCI bus arbiter. When PERST is deasserted, the logic state of the EXT\_ARB\_EN terminal is checked. If an external arbiter is required, EXT\_ARB\_EN is connected to V<sub>DD\_33</sub>. When connecting the XIO2001 to an external arbiter, the external arbiter's REQ signal is connected to the XIO2001 GNT output terminal. Likewise, the GNT signal from the external arbiter is connected to the XIO2001 REQ input terminal. Unused REQ signals on the XIO2001 should be tied together and connected to V<sub>CCP</sub> through a pull-up resistor. When in external arbiter mode, all internal XIO2001 port arbitration features are disabled. [Figure 4](#) illustrates the connectivity of an external arbiter.



**Figure 4. External Arbiter Connections**

#### 4.1 Bus Parking

Because of the shared bus nature of PCI, it is required that if the bus is idle at a given time that some device on the bus must drive some signals to stable states. These signals are the address/data lines, the command/byte enables, and a valid parity. If no devices are requesting use of the bus, it is the responsibility of the arbiter to assign ownership of the bus so that the bus signals are never floating while in idle states.

If the XIO2001 internal arbiter is enabled then there are two modes supported for bus parking. The default mode for bus parking is for the arbiter to continue to assert GNT for the last bus master. In this mode once a device has completed its transaction, the arbiter will continue to assert the GNT for that bus master and that device is required to drive a stable pattern onto the required signals. This will continue until another device requests use of the bus resulting in the arbiter removing GNT from the current bus owner grants it to the new requestor.

Alternatively, the XIO2001 can be configured to self-park. In this mode if no other devices have their REQ asserted, the XIO2001 will remove GNT from the current bus owner and drive a stable pattern onto the required lines.

It is suggested that implementations use the default mode of bus parking. The *PCI Specification* recommends leaving the current GNT signal asserted if no devices are asserting REQ. Some PCI bus masters will release their REQ signals after having begun a transaction, even if that transaction may require the use of the bus for an extended time. If the XIO2001 self-parks the bus, then these bus masters will have their transaction lengths limited to the latency timer setting. This may result in increased arbitration, higher overhead for transactions, and decreased bus performance.

## 5 Miscellaneous Terminal Considerations

### 5.1 GPIO Terminals

There are five general purpose input/output (GPIO) terminals in the XIO2001. All five GPIO terminals are 3.3-V tolerant. Four of the GPIO terminals are shared with other miscellaneous functions. The remaining terminal is always general purpose input or output.

One classic PCI configuration register defines the GPIO terminal direction as either an input or an output. A second register either defines the GPIO output state or reports the GPIO input state. The power-up default is GPIO input mode. The power-up default signal level for each GPIO terminal is determined by either an internal active pullup transistor or any externally attached components. Internal active pullup transistors are present on GPIO terminals 0, 1, and 2. When a GPIO terminal is configured as an input, the internal active pullup transistor is enabled. If a GPIO terminal is configured as an output, the internal active pullup transistor is disabled.

The following list of GPIO terminals have special requirements that must be considered when interfacing to the GPIO terminals:

- GPIO0: If CLKRUN\_EN terminal is pulled high at the de-assertion of PERST, GPIO0 is configured as CLKRUN and requires a pullup resistor to  $V_{DD\_33}$  per the *PCI Mobile Design Guide*. Otherwise, this terminal operates as a standard GPIO bit.
- GPIO1: If the power override control bits in the general control register are set to 001b or 011b, this terminal is the PCI bus PWR\_OVRD output. Otherwise, this terminal operates as a standard GPIO bit.
- GPIO2: This terminal operates as a standard GPIO bit.
- GPIO3//SDA and GPIO4//SCL: These terminals share the SCL and SDA signals for the external EEPROM. If the GPIO4//SCL terminal is pulled high at the de-assertion of PERST, the serial EEPROM interface is enabled. A pulldown disables the serial EEPROM interface. If the serial EEPROM interface is enabled, external pullup resistors to  $V_{DD\_33}$  are required on both terminals per the serial EEPROM specification. Otherwise, these terminals operate as standard GPIO bits.

### 5.2 GRST Terminal

GRST is a global reset terminal that is provided for custom reset requirements. When this input is asserted low, all registers, state machines, digital logic, and analog circuits are returned to their power-up default state. This reset is asynchronous to all external reference clock and internal clock domains. The GRST input buffer has hysteresis and an internal active pullup resistor. This input is powered either by main power or by  $V_{AUX}$  power. Therefore, global resets may be initiated during either power state.

During an XIO2001 device power-up from the  $D3_{cold}$  power state, there is no requirement to assert this terminal low. An internal power-up reset function performs an equivalent reset to GRST. Since this input is powered during  $V_{AUX}$  states, it is imperative that any external circuits connected to GRST do not erroneously drive this input low when main power is lost. This results in the reset of sticky control bits and power management state machines.

If the system designer has no need for a custom reset, the GRST terminal can simply be left floating. An internal active pullup resistor will guarantee a non-reset state.

### 5.3 JTAG Terminals

The XIO2001 provides a standard 5-pin JTAG test port that is compliant with the IEEE 1149.1 standard. The four input signals, TCK, TDI, TMS, and TRST, have integrated pull-up resistors. The XIO2001 supports boundary scan. For implementations that do not require boundary scan then TCK and TRST should be pulled to ground.

## 6 Interrupt Configurations

The XIO2001 provides system designers with two options when configuring interrupts.

Standard parallel PCI bus interrupts are connected to the XIO2001 terminals INTA, INTB, INTC, and INTD. When a PCI bus device asserts or de-asserts one of these inputs, the XIO2001 asynchronously

detects the state change and generates upstream PCI Express interrupt messages. This interrupt conversion logic is always enabled and operates even when PCI bus clocks are stopped. The PCI Express interface must be link trained and in the L0 link active state for interrupt messages to be sent upstream. The *XIO2001 Data Manual* illustrates the PCI Express message format for assert and deassert INTx messages.

Interrupts can also be signaled through the serial IRQ interface. The SERIRQ interface detects ISA style IRQ interrupts associated with bus frame IRQ0 to IRQ15. These interrupts are necessary for some 16-bit PC Cards to function properly. Both edge mode and level mode serial IRQ interrupts are supported. When a serial IRQ interrupt is detected and the XIO2001 is properly configured, an MSI message is generated and sent upstream on the PCI Express interface. The *XIO2001 Data Manual* includes a section that provides additional detail associated with the serial IRQ and MSI message functionality.

When the XIO2001 is used in an option card, an interrupt binding is required by the *PCI-to-PCI Bridge Architecture Specification*. This binding is between the PCI bus device number (as given in the Type 1 configuration address and, therefore, the IDSEL line) and the INTx line it uses when requesting an interrupt.

The PCI bus connector has only four interrupt lines assigned to it: INTA, INTB, INTC, and INTD. Multiple PCI bus devices might have to share these four interrupts. The XIO2001 fully supports the conversion of all four PCI bus INTx lines to upstream PCI Express assert and deassert INTx messages. But, the XIO2001 only supports 16 IDSEL lines. Therefore, only device numbers 0 to 15 are listed in [Table 2](#).

Because only the BIOS knows how the PCI INTx lines are routed, a mechanism is required to inform the device driver which IRQ its device will request an interrupt on. The interrupt line register in each PCI bus device stores this information. Behind a PCI-to-PCI bridge, the BIOS code assumes the binding is as listed and writes the IRQ number into each device. The interrupt binding defined in [Table 2](#) is mandatory for option cards using PCI-to-PCI bridges.

**Table 2. Interrupt Binding on Option Cards**

DEVICE NUMBER ON SECONDARY BUS	INTERRUPT PIN ON DOWNSTREAM DEVICE/CONNECTOR	INTERRUPT PIN ON XIO2001
0, 4, 8, 12	INTA INTB INTC INTD	INTA INTB INTC INTD
1, 5, 9, 13	INTA INTB INTC INTD	INTB INTC INTD INTA
2, 6, 10, 14	INTA INTB INTC INTD	INTC INTD INTA INTB
3, 7, 11, 15	INTA INTB INTC INTD	INTD INTA INTB INTC

## 7 Software Considerations

The XIO2001 PCI Express to PCI translation bridge is natively supported by either BIOS software and/or operating system software that recognizes the classic PCI-to-PCI bridge programming model. XIO2001 classic PCI configuration register space uses a type 1 PCI bridge header. All other XIO2001 advanced features will default to a disabled state and do not require configuration register initialization for basic operation.

However, to fully utilize advanced features within the XIO2001, custom device drivers will be required. The best example of an advanced feature is the PCI Express Advanced Error Reporting Capability Structure. Software for this feature is not presently supported by either today's operating systems or directly by Texas Instruments. Designers should plan to develop custom device drivers if this advanced feature is required in a system.

## 7.1 Serial EEPROM Interface Configuration

An external serial EEPROM port is provided on the XIO2001 for power-up configuration support. Typically, the system BIOS initializes the configuration registers associated with the serial EEPROM feature. But for custom systems or PCI-Express add-in cards, this feature is provided to automate basic XIO2001 configuration register initialization.

The registers loaded by the serial EEPROM feature are located in the classic PCI configuration space. The names of these registers include the subsystem ID and subsystem vendor ID, general control, clock control and mask, arbiter control and mask, and serial IRQ control registers.

---

**NOTE:** The serial EEPROM also loads TI proprietary registers. The data loaded into these bytes must not be changed from the values specified in the EEPROM register loading map. Otherwise, the operational state of the bridge is indeterminate.

---

Terminal GPIO4 // SCL provides a basic EEPROM enable or disable option. When  $\overline{\text{PERST}}$  is deasserted, the logic state of this terminal is checked. If a 1b is detected, the serial EEPROM interface is enabled. A 0b disables the interface. An external pullup or pulldown resistor is required to generate the appropriate logic state.

Immediately after the detection of a 1b on terminal L08, the XIO2001 performs the following actions:

1. Bit 3 (SBDETECT) in the serial-bus control and status register is set.
2. Bit 4 (ROMBUSY) in the serial-bus control and status register is set and a serial EEPROM download is initiated to device address 1010000b and word address 00h.
3. The EEPROM data byte located in word address 00h is checked. If bit 7 is asserted, this indicates an End-of-List Indicator and the serial-bus state machine aborts the download. A 00h value indicates a valid PCI Express-to-PCI Bus Bridge function header. EEPROM word address 00h must only be loaded with either 00h, 80h or FFh. Other byte values must not be used because they may cause configuration register download errors and leave the XIO2001 in an indeterminate state.
4. After a valid function header is detected, the EEPROM data byte located in word address 01h is read. This location determines the number of bytes that are downloaded into the Bridge configuration registers and must equal 25h.
5. The starting EEPROM word address is 02h and the ending address is 26h. While downloading the 25h data bytes, each byte is loaded into the specified bridge configuration register. The *XIO2001 Data Manual* includes an EEPROM register loading map.
6. The last data byte at word address 27h is checked for a valid end-of-list indicator byte. This data byte must equal 80h.
7. When the serial EEPROM interface state machine is finished, the ROMBUSY status bit is deasserted. If any errors are detected during the download procedure, bit 0 (ROM\_ERR) in the serial-bus control and status register is set. If ROM\_ERR status is asserted, the state of any configuration register targeted by the EEPROM download is unknown.

Additional detail is provided in the *XIO2001 Data Manual* related to the serial EEPROM function and configuration register download map.

## 7.2 BIOS Considerations

This section provides a high-level overview of the registers which need to be programmed by the BIOS upon initialization of the XIO2001. In general, the only registers which must be programmed for proper operation within a Windows operating system are those registers which are EEPROM loadable. Other registers may need to be changed according to system implementation. Microsoft provides the following reference documents concerning architecture and driver support for PCI and PCI Express devices in Windows:

<http://www.microsoft.com/whdc/system/bus/pci/default.mspx>

### 7.3 Classic PCI Configuration Registers

#### Primary Bus Number Register (PCI offset 18h)

This register indicates the bus number of the PCI bus segment that the primary PCI Express interface is connected to. The bridge uses this information to determine how to respond to a type 0 configuration transaction. The register default is 00h.

#### Secondary Bus Number Register (PCI offset 19h)

This register indicates the bus number of the PCI bus segment that the secondary PCI interface is connected to. The bridge uses this information to determine how to respond to a type 1 configuration transaction. The register default is 00h.

#### Subordinate Bus Number Register (PCI offset 1Ah)

This register indicates the bus number of the highest number PCI bus segment that is downstream of the bridge. The bridge uses this information to determine how to respond to a type 1 configuration transaction. The register default is 00h.

#### Subsystem Vendor ID and Subsystem ID Registers (PCI offsets 44h and 46h)

These registers are used for subsystem and option card identification purposes. Typically, these registers contain the OEM vendor ID and an OEM identified designator. These fields can be programmed using the EEPROM or BIOS. If using BIOS, the subsystem access register at offset D0h is written to update the subsystem vendor ID and subsystem ID registers.

#### GPIO Control and Data Registers (PCI offsets B4h and B6h)

These registers determine the direction of the GPIO terminals and set the default state for all GPIO outputs. The initialization state for these registers is system architecture dependent. The control register default is GPIO input mode.

#### General Control Register (PCI offset D4h)

This register controls various bridge power management and interface operation specific functions that are fully described in the *XIO2001 Data Manual*. This register can be programmed using the EEPROM or BIOS.

#### Clock Control and Mask Registers (PCI offsets D8h and D9h)

These registers control enabling or disabling the seven secondary PCI bus clock outputs during both normal power states and power override states. This register can be programmed using the EEPROM or BIOS. The exact number of required PCI bus clocks is system implementation specific. Unused clock outputs must be disabled.

#### Arbiter Control and Request Mask Registers (PCI offsets DCh and DDh)

These registers control the internal classic PCI bus arbiter function. Register options include PCI bus high/low priority tier selection, bus parking, request masking, arbitration timeout, and automatic request masking. This register can be programmed using the EEPROM or BIOS.

#### Serial IRQ Mode and Edge Control Registers (PCI offsets E0h)

These registers control the operating characteristics of the serial IRQ interface. Register options include internal classic PCI bus arbiter function. Register options include start frame pulse width, continuous versus quiet mode, interface drive mode, and level versus edge mode interrupt detection. This register can be programmed using the EEPROM or BIOS.

## 8 Power Management Considerations

### 8.1 D3/L2 Power Management Information

The *PCI Express Card Electromechanical Specification* contains a section that specifies the operation of a PCI Express device when transitioning from D0/L0 to D3/L2 and back to D0/L0 power management states. Since the primary interface on the XIO2001 is PCI Express, the bridge supports this specification

for both  $D3_{hot}$  and  $D3_{cold}$  power management states. System software has the option to place the bridge into the D3/L2 power management state. This process is started in the bridge by setting the PWR\_STATE field in the power management control and status register to 11b. By following the procedure outlined in the *PCI Express Card Electromechanical Specification*, the bridge may be transitioned to either the  $D3_{hot}$  or  $D3_{cold}$  states to reduce system power.

A downstream PCI bus device may assert PME to initiate the power management state transition from D3/L2 back to D0/L0. As a PCI Express to PCI bus translation bridge, the XIO2001 contains the functionality to detect a secondary bus PME event and to generate an upstream PCI Express WAKE or beacon signal. After the bridge enters the D3/L2 power management state and PERST is asserted, the detection of a PME event is forwarded to the PCI Express interface by asserting WAKE or generating a beacon signal. WAKE is always asserted by the bridge. For a beacon signal to be generated, bit 10 (BEACON\_ENABLE) in the general control register must be asserted. WAKE and beacon remain active until PERST is deasserted.

A  $V_{DD\_33\_AUX}$  power terminal, coupled with internal circuits that combine main power and  $V_{AUX}$  power, supplies power to the logic that controls power management state transitions from  $D3_{cold}$  back to D0/L0. Internal "sticky" logic maintains not only the content of specific bridge PCI register bits, but also information about the operational states of the bridge including state machine context and other internal mechanisms. PERST has no effect on the internal "sticky" logic.

## 8.2 Active-State Power Management Information

The PCI Express interface on the XIO2001 has the ability to automatically reduce power when there is no queued bus activity. Once this feature is enabled by software, the XIO2001 device automatically transitions into and out of a low power state. The bridge supports both the L0 and L1 active state power management (ASPM) requirements.

In the PCI Express link capabilities registers, two 3-bit exit latency fields specify the latency time required for the Bridge to transition from either the L0's or L1 state back to the L0 state. In the PCI Express device capabilities register, two 3-bit acceptable latency fields specify the maximum latency time that the Bridge will tolerate for the attached upstream PCI Express device to transition from either the L0's or L1 state back to the L0 state. The acceptable latency fields are an indirect measure of the Bridge's internal buffering.

Power management software uses the reported acceptable latency number to compare against the exit latencies reported by all components physically located on the PCI-Express link between the Bridge and the Root Complex to determine whether ASPM entry can be used with no significant impact to system performance.

## 8.3 PCI Bus Power Override Information

System software has the ability to manually reduce power on the secondary PCI bus using the bridge's power override feature. During system initialization, XIO2001 configuration registers must be loaded with system specific power information and power override instructions. After this initial setup, the PCI Express set slot power limit message may be used to either enable or disable the power override feature.

During system initialization the following configuration register fields are loaded. These fields are loaded by either the BIOS or serial EEPROM.

- The general control register contains MIN\_POWER\_SCALE and MIN\_POWER\_VALUE fields that are loaded with the power information associated with the bridge and all downstream PCI bus devices.
- The general control register contains a POWER\_OVRD field that is loaded with the secondary PCI bus power override option.
- If the power override option associated with disabling secondary clocks is selected, the clock mask register should be initialized.

After the previously described initialization procedure, the PCI Express set slot power limit message may be used to either enable or disable the power override feature. If the scale and value power information in the PCI Express message is less than the general control register SCALE and VALUE fields, then the power override feature is enabled. If the scale and value power information in the PCI Express message is equal to or greater than the SCALE and VALUE fields, then the power override feature is disabled.

#### 8.4 CLKRUN Information

By implementing the CLKRUN feature, when the PCI bus is inactive, the bridge automatically stops the PCI clocks to reduce system power. The bridge supports the clock run protocol as specified in the *PCI Mobile Design Guide* and assumes the role of the central resource master.

If implemented, an external pull-up resistor to  $V_{DD\_33}$  is required on GPIO0 to keep the CLKRUN signal from floating. The value of this pullup resistor must be large enough to assure a logic low when the weakest driver attached to the CLKRUN signal is active. The CLKRUN driver in the bridge is 4 mA. The minimum recommended pullup resistor value is 1.65 k $\Omega$ . This resistor value de-rates the CLKRUN driver maximum current sinking requirement by 50% to reduce system power.

Additional detail related to the CLKRUN feature is provided in the *XIO2001 Data Manual*.

#### 8.5 PCI Bus Clock Power and EMI Considerations

After an XIO2001 power-up sequence, all PCI Bus clocks are enabled and toggling. The system designer should consider both the power and EMI implications associated with this power-up default mode.

This clock default mode was chosen to guarantee that all PCI devices attached to the secondary bus are reset according to PCI bus specification requirements. Immediately after a system power-up, there are several options for disabling un-used PCI Bus clocks thus reducing both system power and EMI.

In the Classic PCI Configuration Register Space at offset D8h is the Clock Control Register. Bits 6:0 in this register control enabling or disabling the CLKOUT[6:0] terminals on the XIO2001 device. These bits may be written from either the serial EEPROM or through the BIOS. Disabling all unused PCI bus clocks is highly recommended.

---

**NOTE:** The CLKOUT[6] terminal is normally used as the PCI bus feedback clock for the XIO2001. Disabling this clock is not recommended because this will stop the operation of the XIO2001's PCI bus interface logic.

---

If the system contains multiple PCI bus add-in card slots, the decision to enable or disable each clock should be controlled by the BIOS. If the BIOS queries each add-in slot behind the XIO2001, a Device ID and Vendor ID response indicates the presence of an add-in card. An FFFF FFFFh response indicates that no device is present and the PCI bus clock associated with that add-in slot should be disabled.

### 9 Reference Documents

- *PCI Express to PCI/PCI-X Bridge Specification*, Revision 1.0 2.
- *PCI Express Base Specification*, Revision 2.0 3.
- *PCI Express Card Electromechanical Specification*, Revision 2.0 4.
- *PCI Local Bus Specification*, Revision 2.3 5.
- *PCI-to-PCI Bridge Architecture Specification*, Revision 1.2 6.

- *PCI Bus Power Management Interface Specification*, Revision 1.2 7.
- *PCI Mobile Design Guide*, Revision 1.1 8.
- *Serialized IRQ Support for PCI Systems*, Revision 6.0 9.
- *Express Card Standard*, Release 1.2 10.
- *IEEE 1149.1 – IEEE Standard Test Access Port and Boundary-Scan Architecture*

#### Revision History

DATE	REVISION	COMMENTS
07/2009	–	Initial release
08/2009	A	Corrected headers in <a href="#">Table 2</a>

## 10 Reference Schematics

The following schematics show the most basic implementation of the XIO2001 possible. These schematics provide minimum bridge functionality.

All PCI Signals should be length matched within 50 mils with the following exceptions: clk pins (see note below), nets: PCI\_PRST, PCI\_INTA#, PCI\_INTB#, PCI\_INTC#, PCI\_INTD#, PCI\_ACK64#, PCI\_M66EN, and PCI\_PME# are not synchronous and may be slightly longer.

PCI Clocks should be slightly longer than the longest trace on the PCI bus. Clocks should be length matched to each other within 10 mils. The PCI\_FBCLK trace must be 2.5 inches (2500 mils) longer than the length of the other clock signals (this is for the total trace length which is the sum of the net between U1.F3 and R26 and the net from R26 to U1.B11).


All 32 bit PCI slots must be placed so the slot can be put on the board as either a 3V or a 5V slot. All pins used as keying pins (A12, A13, A50, A51, B12, B13, B50, B51) should be put on the board and connected to the GND plane. Mounting holes must be placed on either side of the socket.

(CTXn + TXn) and (CTXp + TXp) are a 100 ohm differential impedance pair (50 ohm single ended) and must be length matched with 5 mils. i.e. CTXp must be within 5 mils of CTXn, TXp must be within 5 mils of TXn, and (CTXp + TXp) must be within 5 mils of (CTXn + TXn). The coupling capacitors must be placed as close to the PCI Express Edge connector as possible.


RXp and RXn are a 100 ohm differential impedance pair (50 ohm single ended) and must be length matched with 5 mils.




Card dimensions and design should match requirements for the standard half length PCI-Express card and should be designed to use the card retainer as detailed in the PCI Express Electromechanical specification rev 1.0a. Height may be increased to allow for placement of all components but width and thickness must be as required in the specification

Title	
XIO2001 ZGU	
Size B	Document Number <Doc>
Date: Thursday, June 04, 2009	Sheet 1 of 4



XIO2001  
ZGJ





Title		XI02001ZGU
Size B	Document Number <Doc>	Rev C
Date: Thursday, June 04, 2009	Sheet 1	3 of 4

