



~Default: eMMC BOOT~, QSPI boot is not supported by ROM

Debug SW


Address	7	6	5	4	3	2	1	0
0x470[15:8]	BOOT_CFG[15]	BOOT_CFG[14]	BOOT_CFG[13]	BOOT_CFG[12]	BOOT_CFG[11]	BOOT_CFG[10]	BOOT_CFG[9]	BOOT_CFG[8]
0x470[15:8]	000 - SD/eSD			Port Select: 00 - eSDHC1 01 - eSDHC2			Power Cycle Enable 0 - No power cycle 1 - Enabled via 'U' - Direct	
0x470[15:8]	010 - MMC/eMMC			Pages in Block: 00 - 128 01 - 64 10 - 32 11 - 16			Hard Row Address Type: 00 - 2 01 - 4 10 - 4 11 - 5	
0x470[15:8]	011 - NAND			QSPI Instance: 0 - QSPI0 1 - Reserved			QSPI SAMP: "000" - Default "001-111"	
0x470[15:8]	100 - QSPI			Port Select: 00 - eCP1L1 001 - eCP1L2			SPI Addressing: 0 - 3-byte [24-bit] 1 - 2-byte [16-bit]	
0x470[15:8]	110 - SPI NOR			Others - Reserved for future use				
0x470[15:8]	BOOT_CFG[7]	BOOT_CFG[6]	BOOT_CFG[5]	BOOT_CFG[4]	BOOT_CFG[3]	BOOT_CFG[2]	BOOT_CFG[1]	BOOT_CFG[0]
SD/eSD	Reserved			Bus Width: 0 - 1-bit 1 - 4-bit		Speed: 00 - Normal/SDR12 001 - High/SDR23 010 - SDR25 011 - SDR30 101 - Reserved for DDR50 11 - Reserved		Reserved
MMC/eMMC	Reserved			Bus Width: 000 - 1-bit 001 - 4-bit 010 - 8-bit 011 - 16-bit 101 - 4-bit DDR (MMC 4.4) 110 - 8-bit DDR (MMC 4.4) Else - reserved		Speed: 00 - Normal 01 - High 10 - Reserved for HC200 11 - Reserved		Reserved
NAND	Reserved			BOOT_SEARCH_COUNT: 00 - 2 01 - 2 10 - 4 11 - 8		Toggle Mode 33MHz Preamble Delay, Read Latency: 000 - 16 @PMICL1 cycles 001 - 3 @PMICL1 cycles 010 - 3 @PMICL1 cycles 011 - 3 @PMICL1 cycles 100 - 4 @PMICL1 cycles 101 - 4 @PMICL1 cycles 110 - 5 @PMICL1 cycles 111 - 5 @PMICL1 cycles 1111 - 13 @PMICL1 cycles		Reserved
QSPI	Reserved			Reserved		Reserved		Reserved
SPINOR	Reserved			Reserved		Reserved		Reserved




item	Power state	ONOFF	RST	OE	DIP SW	BM1	BMO	Note	Description
1	During Power Up	H (No press)	L	H	1-4 : OFF; 2-3 : ON	0	1	Serial Downloader	item 1/2 for system development
2	During Power Up	H (No press)	L	H	1-4 : ON; 2-3 : OFF	1	0	Internal Boot	item 2/3 for system upgrade
3	During Power Up	L (Press)	L	L	1-4 : ON; 2-3 : OFF	0	1	Serial Downloader	Normal power key function
4	After Power Up	H (No press)	H	H	/	/	/	No power key event	
5	After Power Up	L (Short Press)	H	H	/	/	/	Power key event	
6	After Power Up	L (Long Press)	H	H	/	/	/	System power down	



LEVEL Shift



QSPI



~Variant Name~

MiTC


MiTC Computing Technology Corp.

Title: **Debug SW/Level Shift/QSPI**


Size: Document Number **ND108T** Rev: RoA

Date: Friday, July 03, 2020 Sheet 12 of 30

MIPI to LVDS- SN65DSI84ZQER




LVDS CONNECTOR




Strapping Setting


When ADDR=0, Address Cycle is 0x58 (Write) and 0x59 (Read)




Panel Power




Backlight Power




POWER for CHIP



OSCILLATOR



<Variant Name>

MiTC 

MiTC Computing Technology Corp.

Title: **MIPI to LVDS SNDSI84**

Size: Document Number **ND108T** Rev: RoA

Date: Monday, June 15, 2020 Sheet 20 of 30