





TEMPLATE NOTES

Set Project Parameters

- 1) Go to Project -> Project Options -> Parameters
- 2) Set Company, Project and Version/Revision

Mark Not Fitted Components as

DNP

Net Class Example



Differential signal example

TITLE Examples (You can change the color to reflect your company color)

PAGE TITLE

Peripheral / Group of component title

Smaller Title

Schematic Status Explanation

DRAFT - Very early stage of schematic, ignore details.

PRELIMINARY - Close to final schematic.

CHECKED - There should not be any mistakes. Tell the engineer if you find one.

RELEASED - A board with this schematic has been sent to production.

Title:		Designer:	
Date: A1	Number: 1	Revision:	
Page: 1/1	Page: 1/1	Page: 1/1	
Company:		Address:	

6/18/2022

Variant:

Page	Index	Page	Index	Page	Index	Page	Index
1	COVER PAGE	11		21		31	
2	BLOCK DIAGRAM	12		22		32	
3		13		23		33	
4		14		24		34	
5		15		25		35	
6		16		26		36	
7		17		27		37	
8		18		28		38	
9		19		29		39	
10		20		30		40	

DESIGN CONSIDERATIONS

DESIGN NOTE:
Example text for informational
design notes .


DESIGN NOTE:
Example text for critical
design notes.

DESIGN NOTE:
Example text for cautionary
design notes.


LAYOUT NOTE:
Example text for critical
layout guidelines.

Title:		Designer:		
Size: A3	Number: 2.			Revision:
Date: 6/18/2022	Time: 12:44:28 AM			
Sheet 2 of 14				
Company:				
Address:				

BLOCK DIAGRAM



Title:		Designer:		 Brainchild Engineering
Size: A3	Number: 3.	Revision:		
Date: 6/18/2022	Time: 12:44:28 AM			
Sheet 3 of 14				
Company: Address:				




STAT >> STAT

TS >> TS


PROG >> PROG

ILIM_HIZ >> ILIM_HIZ


REGN >> REGN




Title:		Designer:		 Brainchild Engineering
Size: A3	Number: 7.	Revision:		
Date: 6/18/2022	Time: 12:44:29 AM			
Sheet 7 of 14				
Company:				
Address:				




P1.5V	P1.8V	OUTPUT VOLTAGE	FEEDBACK(V)	OUTPUT VOLTAGE
0	0	1.5V	1.5V	1.5V
1	1	1.8V	1.8V	1.8V
		3.3V	3.3V	3.3V






Title:		Designer:		 Brainchild Engineering
Size: A3	Number: 10.	Revision:		
Date: 6/18/2022	Time: 12:44:31 AM			
Sheet 10 of 14				
Company: Address:				



Title:			Designer:	 <i>Brainchild Engineering</i>
Size: A4	Number: 13.1	Revision:		
Date: 6/18/2022 Time: 12:44:32 AM				
Sheet 13.1 of 14				
Company: Address:				




Title:			Designer:	
Size: A4	Number: 13.2	Revision:		
Date: 6/18/2022	Time: 12:44:32 AM			
Sheet 13.2 of 14				
Company: Address:				

Brainchild Engineering

BOARD MECHANICS

MOUNTING HOLES



Title:			Designer:	
Size: A4	Number: 15.	Revision:		
Date: 6/18/2022 Time: 12:44:32 AM				
Sheet 15 of 14				
Company:				
Address:				