



LCM1




LCM2




UB941 POWER



DC 5V
POWER IN




$$V_{out} = 0.8 * (1 + 7.68k / 20k) = 1.107V$$




UB948-1 POWER







UB948-2 POWER






REM_INTB is push-pull so don't place a pullup like INTB




VDD TARGET VOLTAGE	SUGGESTED STRAP RESISTORS (Ω)	ASSIGNED I2C ADDRESS
0.000	100000	0x18
0.384	73.2	20.0x0E 0x1C
0.589	60.4	20.1x010 0x20
0.793	51.1	40.2x012 0x24
0.999	40.2	51.1x014 0x28
1.208	30.1	61.9x016 0x2C
1.417	18.7	71.5x018 0x30
1.6	10.000	0x1A 0x34

MODE	SETTING	FUNCTION
DSI LANES	00	1 Lane
	01	2 Lanes
	10	3 Lanes
	11	4 Lanes
SPLITTER Mode	0	DSI inputs enabled.
	1	DSI inputs disabled. This is a recommended strap option as any configuration of DSI inputs needs to be done while the inputs are disabled.
COAX Mode	0	Enable FPD-Link III for twisted pair cabling.
	1	Enable FPD-Link III for coaxial cabling.
CLOCK Mode	0	FPD-Link II is generated from DSI clock. The DSI clock has to be continuous.
	1	FPD-Link II is generated from external oscillator provided to REFCLK pin(s). The DSI clock may be continuous or discontinuous.

Imax=500mA



Imax=45mA



D

D

C

C





B

B


A

A

Imax=223mA



ADD:0x2c(7bit) 0x58(8bit)



Organization			
Quectel Wireless Solutions			
Project		Ver	V1.1
SMART-DLVS-TE-A			
Drawn By	Checked By	Size	
Bayes	Woody	A2	
Date:	Tuesday, June 13, 2023	Sheet	5 of 9

D

C

B





A

D

C

B

A



Organization	Quectel Wireless Solutions		
Project	SMART-DLVDs-TE-A	Ver	V1.1
Drawn By	Bayes	Checked By	Woody
Date:	Tuesday, June 13, 2023	Sheet	6 of 9

