




側插式-40Pins Coaxial Connector-From DSP BD



壓扣式-40Pins Coaxial Connector From DSP BD



PWM&LED



Title
9300881-50 PCBA,IO BD,VC-M830P,Rev.A

Size
Custom 05_40Pins Coaxial Interface

Rev
A

Date: Monday, April 16, 2018 Sheet 5 of 15

Receiver equalizer gain

VCC3.3V

R49
@47K, 1%, 0402
R0402

EQ1

R55
@47K, 1%, 0402
R0402

DGND

VCC3.3V

R50
@47K, 1%, 0402
R0402

EQ2

R56
@47K, 1%, 0402
R0402

DGND

Sets the receiver equalizer gain for Channel 1,2. 3-state input with integrated pull-up and pulldown resistors.

EQ1/2 = Mid = 6 dB

EQ1/2 = Low = 3 dB

EQ1/2 = High = 9 dB

Receiver equalizer gain

VCC3.3V

R49
@47K, 1%, 0402
R0402

EQ1

R55
@47K, 1%, 0402
R0402

DGND

VCC3.3V

R50
@47K, 1%, 0402
R0402

EQ2

R56
@47K, 1%, 0402
R0402

DGND

Sets the receiver equalizer gain for Channel 1,2. 3-state input with integrated pull-up and pulldown resistors.

EQ1/2 = Mid = 6 dB

EQ1/2 = Low = 3 dB

EQ1/2 = High = 9 dB

Output de-emphasis

Left circuit diagram (DE1):

- VCC3.3V
- R60 @47K, 1%, 0402
- DE1
- R64 47K, 1%, 0402
- DGND

Right circuit diagram (DE2):

- VCC3.3V
- R61 @47K, 1%, 0402
- DE2
- R65 47K, 1%, 0402
- DGND

Sets the output de-emphasis for Channel 1, 2, 3-state input with integrated pull-up and pulldown resistors.

DE1/2 = Low = 0 dB

DE1/2 = Mid = -3.5 dB

DE1/2 = High = -6.2 dB

Note: When OS = Low

Output de-emphasis

Left circuit diagram (DE1):

- VCC3.3V
- R60 @47K, 1%, 0402
- DE1
- R64 47K, 1%, 0402
- DGND

Right circuit diagram (DE2):

- VCC3.3V
- R61 @47K, 1%, 0402
- DE2
- R65 47K, 1%, 0402
- DGND

Sets the output de-emphasis for Channel 1, 2, 3-state input with integrated pull-up and pulldown resistors.

DE1/2 = Low = 0 dB

DE1/2 = Mid = -3.5 dB

DE1/2 = High = -6.2 dB


Note: When OS = Low

TUSB522 3.3V

Max 98mA

TUSB522 3.3V

Max 98mA



VCC3.3V

R54
4.7K, 1%, 0402

R0402

EN_RXD

VCC3.3V

R54
4.7K, 1%, 0402

R0402

EN_RXD

Output swing

OS1

OS2

Sets the output swing (differential voltage amplitude) for Channel 1,2. 2-state input with an integrated pull down resistor.

OS1/2 = Low = 0.9 V

OS1/2 = High = 1.1 V

Output swing

OS1

OS2

Sets the output swing (differential voltage amplitude) for Channel 1,2. 2-state input with an integrated pull down resistor.

OS1/2 = Low = 0.9 V

OS1/2 = High = 1.1 V

3.3V power filtering

VCC3.3V

C117
10uF/6.3V/X5R
CD402

C118
0.1uF/16V/X7R
CD402

C119
0.1uF/16V/X7R
CD402

DGND

3.3V power filtering

VCC3.3V

C117
10uF/6.3V/X5R
CD402

C118
0.1uF/16V/X7R
CD402

C119
0.1uF/16V/X7R
CD402

DGND

Title				
9300881-50 PCBA,IO BD, VC-M830P,Rev.A				
Size B	Document Number 10_USB Re-driver			Rev A
Date:	Monday, April 16, 2018	Sheet	10	of 15

[illegible]

USB2.0 ESD Protection

The left diagram illustrates the ESD protection for the USB2.0 D+ signal line. It features a 10uF capacitor (C128, 10V/X5R/Murata C0603) and a 0.1uF capacitor (C129, 16V/X7R C0402) connected in parallel between the signal line and ground (DGND). A diode (ZD5, PjBLC08C SOD-323F) is connected between the signal line and ground, with its cathode to ground.

The right diagram illustrates the ESD protection for the USB2.0 D- signal line. It features two 33uF capacitors (ZD3 and ZD4, ESDA3L05C SOD-323F) connected in parallel between the signal line and ground (DGND). A diode (ESDA3L05C SOD-323F) is connected between the signal line and ground, with its cathode to ground.


The schematic diagram illustrates the internal wiring of a USB3.0 Type-B receptacle. The USB3.0 Type-B connector (CON6) is shown on the right, with pins 1 through 11. The internal components are connected as follows:

- Pin 1 (VBUS):** Connected to VBUSIN through a resistor R75 and a diode R0805.
- Pin 2 (D-):** Connected to CMC1 (DM U2HS).
- Pin 3 (D+):** Connected to CMC1 (DM U2HS).
- Pin 4 (GND):** Connected to GND.
- Pin 5 (STDB-SSTX-):** Connected to CMC2 (U3 SSTXN).
- Pin 6 (STDB-SSTX+):** Connected to CMC2 (U3 SSTXN).
- Pin 7 (GND_DRAIN):** Connected to GND.
- Pin 8 (STDB-SSRX-):** Connected to CMC3 (U3 SSRXN).
- Pin 9 (STDB-SSRX+):** Connected to CMC3 (U3 SSRXN).
- Pin 10 (GND):** Connected to GND.
- Pin 11 (GND):** Connected to GND.

The internal components are labeled as follows:

- CMC1 (DM U2HS):** A common mode choke.
- CMC2 (U3 SSTXN):** A common mode choke.
- CMC3 (U3 SSRXN):** A common mode choke.
- CUBF-T4P-2012HS-900T (2012HS-4):** A common mode choke.
- C126 (10uH/10V/X5R/Murata C0603):** An inductor.
- C127 (0.1u/16V/X7R C0402):** A capacitor.
- ZD2 (PJBLC08C SOD-323F):** A diode.

The diagram also shows the connection of the VBUS-U3_CN and VBUSIN signals. The VBUS-U3_CN signal is connected to the VBUSIN signal through a resistor R75 and a diode R0805. The VBUSIN signal is connected to the VBUS pin of the connector.



Title			
9300881-50 PCBA,IO BD,VC-M830P,Rev.A			
Size	Document Number	Rev	
Custom	11_USB Connector	A	
Date:	Monday, April 16, 2018	Sheet	11 of 15