










eDP Input(RX)







ET_TX0P	C15	100nF/1005	142DP_IN0P	9
ET_TX0N	C16	100nF/1005	142DP_IN0N	10
ET_TX1P	C17	100nF/1005	142DP_IN1P	12
ET_TX1N	C18	100nF/1005	142DP_IN1N	13
ET_TX2P	C19	100nF/1005	142DP_IN2P	15
ET_TX2N	C20	100nF/1005	142DP_IN2N	16
ET_TX3P	C21	100nF/1005	142DP_IN3P	18
ET_TX3N	C22	100nF/1005	142DP_IN3N	19

SDA	22	TEST2/SDA
SCL	21	TEST1/SCL
I2C_EN	17	I2C_EN
A0	11	A0
DPEQ0/A1	14	DPEQ0/A1
DPEQ1	2	DPEQ1
DPEN	23	DPEN/HPDIN
HPDIN	32	HPDIN/RSVD9
SNOOPENZ	29	SNOOPENZ/RSVD8



Display Port Output(TX)



Title <Title>				
Size B	Document Number <Doc>			Rev <RevCo>
Date:	Monday, June 30, 2025		Sheet	1 of 1