



LCM1




LCM2




UB941 POWER



DC 5V
POWER IN




$$V_{out}=0.8*(1+7.68k/20k)=1.107V$$







UB948-1 POWER



UB948-2 POWER







VDDX TARGET VOLTAGE	SUGGESTED STRAP RESISTORS (Ω)	ASSIGNED I2C ADDRESS
V(VDD18)	R1 (Ω) R2 (Ω) R3 (Ω) R4 (Ω) R5 (Ω) R6 (Ω)	6-BIT 7-BIT 8-BIT
0.384	73.2	20.0x0E 0x18
0.589	60.4	20.1x0A 0x1C
0.793	51.1	40.2x0A 0x24
0.999	40.2	51.1x0A 0x28
1.208	30.1	61.9x0A 0x2C
1.417	18.7	71.5x0A 0x30
1.6	10.0	0x1A 0x34





MODE	SETTING	FUNCTION
DSI LANES	00	1 Lane
	01	2 Lanes
	10	3 Lanes
	11	4 Lanes
SPLITTER Mode	0	DSI inputs disabled.
	1	DSI inputs enabled. This is a recommended strap option as any configuration of DSI inputs needs to be done while the inputs are disabled.
COAX Mode	0	Enable FPD-Link III for twisted pair cabling.
	1	Enable FPD-Link III for coaxial cabling.
CLOCK Mode	0	FPD-Link II is generated from DSI clock. The DSI clock has to be continuous.
	1	FPD-Link II is generated from external oscillator provided to REFCLK pin(s). The DSI clock may be continuous or discontinuous.

Imax=500mA



Imax=45mA





Organization			Quectel Wireless Solutions		
Project			Ver		
SMART-DLVS-TE-A			V1.1		
Drawn By		Checked By		Size	
Bayes		Woody		A2	
Date: Tuesday, June 13, 2023			Sheet 5 of 9		

