










note: part# need to update for XMC1
XMC_INTERFACE_CONN_1






Title		
ZUBEG_REF		
Size	Document Number	Rev
B	<Doc>	1.0
Date:	Wednesday, April 17, 2024	Sheet 1 of 9



note: part# need to update for XMC2

XMC_INTERFACE_CONN_2









MOUNTING HOLES

MOUNTING HOLES

2.5mm MOUNTING HOLES


2.5mm MOUNTING HOLES

XMC MOUNTING HOLES




Title		
ZU3EG_REF		
Size	Document Number	Rev
A	<Doc>	1.0
Date:	Wednesday, April 17, 2024	Sheet 2 of 9

ETHERNET PHY




NOTE: place 1uf and 0.1uf near to every Power pins




STRAP CONFIGURATION RESISTOR VALUES FOR DIFFERENT MODES

MODE	TARGET VOLTAGE			IDEAL Rhi (kΩ)	IDEAL Rlo (kΩ)
	Vmin (V)	Vtyp (V)	Vmax (V)		
1	0	0	$0.098 \times VDDIO$	OPEN	OPEN
2	$0.140 \times VDDIO$	$0.165 \times VDDIO$	$0.191 \times VDDIO$	10	2.49
3	$0.225 \times VDDIO$	$0.255 \times VDDIO$	$0.284 \times VDDIO$	5.76	2.49
4	$0.694 \times VDDIO$	$0.783 \times VDDIO$	$0.888 \times VDDIO$	2.49	OPEN

ETHERNET CONNECTOR



STRAP CONFIGURATION



PHY Address Strapping
DEFAULT:1001

Autonegotiation disable : 0


RGMIIClock Skew
DEFAULT: RX[2:0] = 000

RGMIIClock Skew
DEFAULT: RX[2:0] = 000
ANEG_SEL


PLACE CONFIRUION RESISTOR CLOSE TO IC PIN

Title	<Title>		
Size	Document Number	<RevCode>	
A3	Monday, April 08, 2024	Sheet	3 of 9

ETHERNET PHY




NOTE: place 1uf and 0.1uf near to every Power pins




STRAP CONFIGURATION RESISTOR VALUES FOR DIFFERENT MODES

MODE	TARGET VOLTAGE			IDEAL R _{hi} (kΩ)	IDEAL R _{lo} (kΩ)
	V _{min} (V)	V _{typ} (V)	V _{max} (V)		
1	0	0	0.098 × VDDIO	OPEN	OPEN
2	0.140 × VDDIO	0.165 × VDDIO	0.191 × VDDIO	10	2.49
3	0.225 × VDDIO	0.255 × VDDIO	0.284 × VDDIO	5.76	2.49
4	0.694 × VDDIO	0.783 × VDDIO	0.888 × VDDIO	2.49	OPEN

ETHERNET CONNECTOR



STRAP CONFIGURATION




PHY Address Strapping DEFAULT:1001 Autonegotiation disable : 0 RGMII Clock Skew DEFAULT: RX[2:0] = 000 ANEG_SEL


PLACE CONFIRUION RESISTOR CLOSE TO IC PIN

Title			<Title>
Size			<Doc>
Date			<RevCode>
Monday, April 08, 2024			
Sheet			4 of 9

ETHERNET PHY




NOTE: place 1uf and 0.1uf near to every Power pins




STRAP CONFIGURATION RESISTOR VALUES FOR DIFFERENT MODES

MODE	TARGET VOLTAGE			IDEAL Rhi (kΩ)	IDEAL Rlo (kΩ)
	Vmin (V)	Vtyp (V)	Vmax (V)		
1	0	0	$0.098 \times VDDIO$	OPEN	OPEN
2	$0.140 \times VDDIO$	$0.165 \times VDDIO$	$0.191 \times VDDIO$	10	2.49
3	$0.225 \times VDDIO$	$0.255 \times VDDIO$	$0.284 \times VDDIO$	5.76	2.49
4	$0.694 \times VDDIO$	$0.783 \times VDDIO$	$0.888 \times VDDIO$	2.49	OPEN

ETHERNET CONNECTOR



STRAP CONFIGURATION




PHY Address Strapping DEFAULT:1001 Autonegotiation disable : 0 RGMII Clock Skew DEFAULT:RX[2:0] = 000 ANEG_SEL


PLACE CONFIRUTION RESISTOR CLOSE TO IC PIN

Title	<Title>		
Size	Document Number	<RevCode>	
A3			
Date:	Monday, April 08, 2024	Sheet	5 of 9

ETHERNET PHY




NOTE: place 1uf and 0.1uf near to every Power pins




STRAP CONFIGURATION RESISTOR VALUES FOR DIFFERENT MODES

MODE	TARGET VOLTAGE			IDEAL Rhi (kΩ)	IDEAL Rlo (kΩ)
	Vmin (V)	Vtyp (V)	Vmax (V)		
1	0	0	$0.098 \times VDDIO$	OPEN	OPEN
2	$0.140 \times VDDIO$	$0.165 \times VDDIO$	$0.191 \times VDDIO$	10	2.49
3	$0.225 \times VDDIO$	$0.255 \times VDDIO$	$0.284 \times VDDIO$	5.76	2.49
4	$0.694 \times VDDIO$	$0.783 \times VDDIO$	$0.888 \times VDDIO$	2.49	OPEN

ETHERNET CONNECTOR





STRAP CONFIGURATION



PLACE CONFIRUION RESISTOR CLOSE TO IC PIN

Title	<Title>		
Size	Document Number	<RevCode>	
A3			
Date:	Monday, April 08, 2024	Sheet	6 of 9


ETHERNET PHY




STRAP CONFIGURATION RESISTOR VALUES FOR DIFFERENT MODES

MODE	TARGET VOLTAGE			IDEAL Rhi (kΩ)	IDEAL Rlo (kΩ)
	Vmin (V)	Vtyp (V)	Vmax (V)		
1	0	0	$0.098 \times VDDIO$	OPEN	OPEN
2	$0.140 \times VDDIO$	$0.165 \times VDDIO$	$0.191 \times VDDIO$	10	2.49
3	$0.225 \times VDDIO$	$0.255 \times VDDIO$	$0.284 \times VDDIO$	5.76	2.49
4	$0.694 \times VDDIO$	$0.783 \times VDDIO$	$0.888 \times VDDIO$	2.49	OPEN

ETHERNET CONNECTOR



STRAP CONFIGURATION



PLACE CONFIRUION RESISTOR CLOSE TO IC PIN

Title	<Title>		
Size	Document Number	<RevCode>	
A3			
Date:	Thursday, April 11, 2024	Sheet	7 of 9

