



Reset Implementation




Reset(EN) can be implemented with passive components as shown or active circuitry. In case of using passive components, the values of the RC circuitry need to be adjusted to make sure the low to high transition occurs after the Vcc supply has reached the minimum recommended operating voltage. For this reason, it is recommended to USE ACTIVE CIRCUITRY for better control of the RESET/EN timing.





The number of capacitors and their values may vary depending on the system implementation



"IMPORTANT"
If REFCLK is to be used, the CLK trace length between the LVDS OUTPUT/REFCLK terminal and the source of the REF CLK(OSC or Xtal) should be kept as short as possible.



$$VOUT = 0.8 * (1 + 10 / 4.7) = 1.8V$$



*****Layout Notes*****

For all differential pairs (DSI and LVDS) in this design follow the guidelines described below:
Route together with controlled differential 100ohm impedance and controlled single ended 50ohm impedance. Keep away from other high speed signals especially all Flat/FlatB* signals. Keep lengths within 5mil of each other. Keep traces on layers adjacent to the ground plane. Keep the number of VIAS to minimum. If VIAS used, make it symmetrical through all signals. Keep differential pairs separated at least by x3 of the trace width.
NO STUBS on the signal path, components should be placed such that the signals can be routed in pass-thru manner.

| | |
|-----|------------|
| 版本号 | Rev. A |
| 日期 | 2023.08.20 |
| 设计 | 张俊 |
| 审核 | 张俊 |
| 批准 | 张俊 |
| 制图 | 张俊 |