

DDI1: **TX2** LANE2_DP 0
17 DDB_LANE2_DN >>> C81 0.1UFAEC HDM2 TX0 DP 0
C82 0.1UFAEC HDM2 TX0 DN

DDI1: **TX1** LANE1_DP 1
17 DDB_LANE1_DN >>> C79 0.1UFAEC HDM2 TX1 DP 1
C80 0.1UFAEC HDM2 TX1 DN

DDI1: **TX0** LANE0_DP 2
17 DDB_LANE0_DN >>> C77 0.1UFAEC HDM2 TX2 DP 2
C78 0.1UFAEC HDM2 TX2 DN

DDI1: **TX3** LANE3_DP CLK
17 DDB_LANE3_DN >>> C84 0.1UFAEC HDM2 CLK_DP CLK
C83 0.1UFAEC HDM2 CLK_DN

DDI B	HDMI
DDI_TX2	HDMI Data_0
DDI_TX1	HDMI Data_1
DDI_TX0	HDMI Data_2
DDI_TX3	HDMI CLK

When I2C_EN = Low
Pin strapping take priority and
those functions cannot be changed by I2C

4.20,23,39,41,53,54 SMB_CLK
4.20,23,39,41,53,54 SMB_DATA

R130 0A/NC
R113 0A/NC







V3P3S
R125 2.2KAA
R118 2.2KAA

SMB_HDM2_RT_CLK
SMB_HDM2_RT_DATA

STRAP PIN

Pin	Signal	Notes
R90	64.9KAA	
R75	64.9KAA/NC	
R87	64.9KAA/NC	
R96	64.9KAA/NC	
R135	64.9KAA/NC	
R835	64.9KAA/NC	
R153	64.9KAA/NC	
R91	HDM2 RT SLEW CTL	(40)
R74	HDM2 RT TX TERM CTL	(36)
R92	EQ RT ADDRO 2	
R10	LS RT PRE	(10)
R136	HDM2 RT SWAP POL	(1)
R138	HDM2 RT SEL A1 N	(27)
R836	HDM2 RT 2C EN	(10)
R94	64.9KAA/NC	
R77	64.9KAA/NC	
R99	64.9KAA/NC	
R11	64.9KAA/NC	
R137	64.9KAA/NC	
R837	64.9KAA	
R144	64.9KAA	

```
Pin10=I2C_EN = Low: pin strap mode
Pin27=HDMI_SEL = Low: Device configured for HDMI
Pin36=TX_TERM_CTL = No Connect, automatically selects the termination impedance
Pin1=SWAP/PO_L = No Connect normal working
Pin40=SLEW_CTL = H, fastest data rate
```



Title			
<Title>			
Size	Document Number		Rev
Custom	Doc		GOA
Date:	Friday, December 25, 2020	Sheet	40 of 58