







AC caps near Active level shift




21 TCP1_TX0_DP	C581	0.1UFAEC	HDMI TX2_DP
21 TCP1_TX0_DN	C582	0.1UFAEC	HDMI TX2_DN
21 TCP1_TXRX0_DP	C583	0.1UFAEC	HDMI TX1_DP
21 TCP1_TXRX0_DN	C584	0.1UFAEC	HDMI TX1_DN
21 TCP1_TX1_DP	C585	0.1UFAEC	HDMI TX0_DP
21 TCP1_TX1_DN	C586	0.1UFAEC	HDMI TX0_DN
21 TCP1_TXRX1_DP	C587	0.1UFAEC	HDMI CLK_DP
21 TCP1_TXRX1_DN	C588	0.1UFAEC	HDMI CLK_DN

Table 50. TCP Port Signal Mapping for HDMI*

Description	Signal Mapping	
	TCP	HDMI
Main Link (Tx)	TCP_TX0	HDMI Data_2
	TCP_TX1	HDMI Data_0
	TCP_TXRX0	HDMI Data_1
	TCP_TXRX1	HDMI CLK
Note: Apply to TCP ports only.		



HDMI



Title			<Title>		
Size			Document Number		
B			<Doc>		
Date:			Monday, June 22, 2020		
Sheet			45 of 65		
Rev			G0A		