**TI Designs**

TI Designs are analog solutions created by TI’s analog experts. Reference Designs offer the theory, part selection, simulation, complete PCB schematic and layout, bill of materials, and measured performance of useful circuits. Circuit modifications that help to meet alternate design goals are also discussed.

### Design Resources

- **MSP430FR5728**
  - Product Folder
- **ONET8551T**
  - Product Folder
- **ONET1151P**
  - Product Folder
- **ONET1151L**
  - Product Folder
- **TPS82693**
  - Product Folder

### Design Overview

The Texas Instruments 10.3125-Gbps SFP+ LR Reference Design evaluation board (EVM) was designed to demonstrate the optical performance of the ONET1151L laser driver, the ONET8551T high-gain transimpedance amplifier (TIA), and the ONET1151P limiting Amplifier. An MSP430™ microcontroller (MCU), the MSP430FR5728, is used to control the setup of the ONET1151L and ONET1151P in conjunction with a graphical user interface (GUI). The MSP430FR5728 device also stores the register settings in FRAM. The TPS82693 high-efficiency MicroSiP step-down converter is used to supply 2.85 V to the ICs to reduce the module power dissipation. This design is a functional SFP+ module used to demonstrate the performance of the transmitter and receiver. Digital diagnostics and temperature compensation of the laser-driver modulation current are not included.

---

An IMPORTANT NOTICE at the end of this TI reference design addresses authorized use, intellectual property matters and other important disclaimers and information.

---

MSP430 is a trademark of Texas Instruments.

Bluetooth is a registered trademark of Bluetooth SIG, Inc.

All other trademarks are the property of their respective owners.

---

Copyright © 2014, Texas Instruments Incorporated
1 Introduction

The 10.3125-Gbps SFP+ LR Reference Design evaluation board evaluates the optical performance of the ONET1151L device, the ONET8551T device and the ONET1151P device. The ONET1151L is used to drive a 1310-nm DFB laser in an LC transmit-optical sub-assembly (TOSA). The ONET1151P is used to amplify the signal from the PIN-TIA LC receive-optical sub-assembly (ROSA) which contains the ONET8551T TIA.

1.1 ONET1151L

1.1.1 Features

- Two-wire digital interface with integrated DACs and ADC for control and diagnostic management
- 150 to 1200-mVP-p input voltage
- Digitally programmable:
  - Input equalizer
  - Modulation current up to 85 mA
  - Bias current up to 100 mA
  - Cross point control
  - Rise and fall times
  - Output de-emphasis
  - Output termination resistance
- Output polarity select
- Photodiode current range
- Automatic power control (APC)
- Power-supply monitor and temperature sensor
- Fault detection

1.1.2 Applications

- 10-Gb ethernet optical transmitters
- SONET OC-192 optical transmitters
1.1.3 Benefits

- 25-Ω passive back termination reduces sensitivity to laser mismatch
- Low power: 400 mW with IMOD = 30 mA and IBIAS = 30 mA
- Pin compatible to the ONET1101L
- –40°C to 100°C ambient operation

1.2 ONET8551T

- 9-GHz bandwidth
- 10-kΩ differential transimpedance
- 0.9-µA\text{RMS} input referred noise
- –20-dBm sensitivity
- 2.5-mApp input overload current
- Received signal-strength indicator
- 92-mW typical power dissipation
- Single 3.3-V supply
- –40°C to 100°C ambient operation
- On-chip supply filter capacitor
- Die size less than 1000 µm × 900 µm
1.2.2 Applications
- 10-Gb ethernet optical receivers
- 8x and 10x fibre-channel optical receivers
- SONET OC-192 optical receivers
- 10G-PON
- 6G and 10G CPRI and OBSAI
- PIN and APD preamplifiers

1.2.3 Benefits
- One TIA for PIN and APD applications
- High gain for reduced crosstalk
- Low bandwidth and transimpedance variation over temperature
- Low power

1.3 ONET1151P

Figure 3. ONET1151P — 11.3-Gbps Limiting Amplifier

1.3.1 Features
- Digitally programmable:
  - LOS
  - Amplitude
  - Input threshold
  - De-emphasis
  - LOS masking time
- 6-mVpp input sensitivity
- Single 3.3-V supply
- −40°C to 100°C ambient operation
1.3.2 Applications
- 10-Gb ethernet optical receivers
- 8x and 10x fibre-channel optical receivers
- 6G and 10G CPRI and OBSAI
- 10G-PON
- SONET OC-192 optical receivers

1.3.3 Benefits
- Few external components
- Programmable masking time for LOS bounce
- Low power: 132 mW with 600-mVpp output
- Pin compatible to the ONET8501PB

1.4 MSP430FR57xx

Figure 4. MSP430FR57xx — Ultra-Low Power 16-bit MCU

1.4.1 Performance
- 8-MHz and 24-MHz, 16-bit RISC CPU
  Power
  - Supply voltage range 2 V to 3.6 V
  - Power consumption (typical values at 25°C)
  - Active mode: 100 µA/MHz
  - Standby mode (LPM3): 6.3 µA
  - RTC mode (LPM3.5): 1.5 µA
  - Shutdown mode (LPM4.5): 0.32 µA
  - Wake up from Standby Mode in 100µs
  - 16-KB, 8-KB, and 4-KB FRAM version with free program code and data-memory partitioning
1.4.2 Benefits

- **FRAM**: Ultra-low power, universal memory
  - Nearly infinite (1015) write cycles
  - 160-times faster than Flash (greater than 2 MB/s)
  - 250-times less power in writes
  - Flexible as data or program memory
- High performance analog
  - ADC10: 200 ksp/s and 150-µA consumption
  - Versatile analog comparator with 15 external channels, voltage hysteresis, and reference generator
- Cost-efficient system implementation
  - Fast to program
  - Less inventory management
  - Flexible and secure memory partitioning

For more information about the FRAM Series, go to [www.ti.com/fram](http://www.ti.com/fram).

1.5 **TPS82690, TPS82695, TPS82693, and TPS82698**

<table>
<thead>
<tr>
<th>Device</th>
<th>V&lt;sub&gt;OUT&lt;/sub&gt;</th>
<th>I&lt;sub&gt;OUT&lt;/sub&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td>TPS82695</td>
<td>2.5 V</td>
<td>500 mA</td>
</tr>
<tr>
<td>TPS82690(1)</td>
<td>2.85 V</td>
<td>500 mA</td>
</tr>
<tr>
<td>TPS82693</td>
<td>2.85 V</td>
<td>800 mA</td>
</tr>
<tr>
<td>TPS82697</td>
<td>2.8 V</td>
<td>800 mA</td>
</tr>
<tr>
<td>TPS82698</td>
<td>3 V</td>
<td>800 mA</td>
</tr>
</tbody>
</table>

(1) Device is in preview.
1.5.1 Features

- Regulated switching frequency: 3.4 MHz
- All required external components are integrated
- High PSRR and fast AC load regulation combined with low-ripple Power Save Mode
- Automatic Power Safe Mode transition or forced PWM Mode operation
- Input voltage: 2.3 V to 4.35 V
- Active power-down sequencing (optional)

1.5.2 Applications

- Mid-end to high-end cell phones and smart phones
- Digital TV, WLAN, GPS, and Bluetooth®
- Flash memory
- Portable audio and video

1.5.3 Benefits

- Allows less than 7 mm² total solution size and therefore provides 75 mA/mm
- Reduces hardware-design workload with no more questionable designs
- Makes the device an alternative high efficient solution over linear regulators
- Allows to choose between high efficiency over entire load range (PSM) or regulated fixed frequency (PWM)
- Supports Li-Ion batteries with extended voltage range
- Allows time control for power sequencing and a clear and sharp start-up voltage
Figure 6. Module and Host Board
Figure 7. SFP+ Module Schematic
Figure 8. Module Top Side

Figure 9. Module Bottom Side
Figure 10. Host Board

- **Receiver Outputs**
- **Transmitter Inputs**
- **USB Connector**
- **SFP+ Connector**
- **Jumper set for External Supply Voltage**
- **3.3V Supply Voltage**
Quick Set-Up Instructions

1. Run the GUI software executable file provided on the CD and follow the installation instructions.
2. Plug the SFP+ module into the SFP+ connector on the host board.
3. Connect a differential data-input signal source to the transmitter SMA connectors TDP/TDN. Set the data rate up to 11.3-Gbps and set the amplitude between 150-mVp-p differential and 1200-mVp-p differential.
4. Connect the receiver differential outputs RDP/RDN to the input of an oscilloscope.
5. Connect the TOSA output to the input of an oscilloscope.
6. Connect an optical source to the ROSA input.
7. Apply a 3.3-V supply to the 3.3-V banana jack and the supply ground to the GND banana jack (P1 and P2). The typical current consumption is about 122 mA.
8. Attach the interface cable from the USB port of the computer to the USB port on the host board. LEDs D1 and D4 light up green.
9. Set the TX_Disable switch (S1) to LOW.
10. Run the GUI by clicking on the desktop icon. Ensure that the EVM is powered on before the GUI is started.
11. Select Device Configuration for the ONET1151L or ONET1151P for high-level GUI control of each device. Alternatively, the Low Level Register Interface can be used to directly program the registers.
12. The ONET1151P powers up in default mode with all registers set to zero except for the the output amplitude register (Reg3) which is set to 0x02.
13. The ONET1151L powers up in a disabled state (Chip Enable = 0). To enable the device, click on Chip Enable.
14. For initial evaluation, open-loop operation is recommended. Select Open Loop and adjust the bias current to set the average optical power. Adjust the modulation current to set the extinction ratio.
15. The transmitter performance can be optimized by adjusting the de-emphasis, back termination resistance and the limiter stage bias currents.

Figure 11. ONET1151L GUI
Register values can be modified directly with the Low Level Register Interface as shown in Figure 13.

Figure 12. ONET1151P GUI

Figure 13. Low-Level Register Interface
Once the module has been set-up, the register settings can first be transferred to A2 memory and then to FRAM for permanent storage and then recalled at power-up (see Figure 14).

Figure 14. Register Storage in FRAM
4 Test Results

4.1 Module 1

Module 1 included the TX293k TOSA and TPS82693 step-down converter.

4.1.1 Module 1 Transmitter Optical Eye Diagrams

Figure 15. At –10°C Closed-Loop 10.3125-Gbps PRBS31-1 Pattern
VCC = 3.3 V, ICC = 179 mA, Power Dissipation = 591 mW, 31% Mask Margin

NOTE: The module power dissipation is approximately 0.94 × 591 = 556 mW, assuming 94% efficiency in the regulator.

Figure 16. At 25°C Closed-Loop 10.3125-Gbps PRBS31-1 Pattern
VCC = 3.3 V, ICC = 195 mA, Power Dissipation = 644 mW, 40% Mask Margin
NOTE: The module power dissipation is approximately 0.94 × 644 = 605 mW, assuming 94% efficiency in the regulator.

Reg0 = 0x82, Reg1 = 0x00, Reg2 = 0x00, Reg3 = 0x68, Reg4 = 0x00, Reg5 = 0x74, Reg6 = 0x40, Reg7 = 0x00, Reg8 = 0x0B, Reg9 = 0xFF, Reg10 = 0x00

Figure 17. At 85°C Closed-Loop 10.3125-Gbps PRBS31-1 Pattern
VCC = 3.3 V, ICC = 244 mA, Power Dissipation = 805 mW, 30% Mask Margin

NOTE: The module power dissipation is approximately 0.94 × 805 = 757 mW, assuming 94% efficiency in the regulator.
4.1.2 Module 1 Receiver Eye Diagrams

Figure 18. At –10°C, 11-dB ER, 10.3125-Gbps, PRS31-1 Pattern
VCC = 3.3 V, ICC = 179 mA, Power Dissipation = 591 mW

NOTE: The module power dissipation is approximately $0.94 \times 591 = 556$ mW, assuming 94% efficiency in the regulator.
Figure 19. At 25°C, 11-dB ER, 10.3125-Gbps, PRS31-1 Pattern
VCC = 3.3 V, ICC = 195 mA, Power Dissipation = 644 mW

NOTE: The module power dissipation is approximately 0.94 × 644 = 605 mW, assuming 94% efficiency in the regulator.
Figure 20. At 85°C, 11-dB ER, 10.3125-Gbps, PRS31-1 Pattern
VCC = 3.3 V, ICC = 244 mA, Power Dissipation = 805 mW

NOTE: The module power dissipation is approximately 0.94 × 805 = 757 mW, assuming 94% efficiency in the regulator.
4.2 Module 2

Module 2 included the TX293K TOSA but not the TPS82693 step-down converter.

4.2.1 Module 2 Transmitter Optical Eye Diagrams

Reg0 = 0x82, Reg1 = 0x00, Reg2 = 0x00, Reg3 = 0x52, Reg4 = 0x00, Reg5 = 0x54, Reg6 = 0x40, Reg7 = 0x00, Reg8 = 0x09, Reg9 = 0xFF, Reg10 = 0x00

Figure 21. At –10°C Closed-Loop 10.3125-Gbps PRBS31-1 Pattern
VCC = 2.85 V, ICC = 193 mA, Power Dissipation = 550 mW, 32% Mask Margin

Reg0 = 0x82, Reg1 = 0x00, Reg2 = 0x00, Reg3 = 0x58, Reg4 = 0x00, Reg5 = 0x54, Reg6 = 0x40, Reg7 = 0x00, Reg8 = 0x0B, Reg9 = 0xFF, Reg10 = 0x00

Figure 22. At 25°C Closed-Loop 10.3125-Gbps PRBS31-1 Pattern
VCC = 2.85 V, ICC = 208 mA, Power Dissipation = 593 mW, 40% Mask Margin
Figure 23. At 85°C Closed-Loop 10.3125-Gbps PRBS31-1 Pattern
VCC = 2.85 V, ICC = 260 mA, Power Dissipation = 741 mW, 30% Mask Margin

Reg0 = 0x82, Reg1 = 0x00, Reg2 = 0x00, Reg3 = 0x74, Reg4 = 0x00, Reg5 = 0x54, Reg6 = 0x40, Reg7 = 0x00,
Reg8 = 0x09, Reg9 = 0xFF, Reg10 = 0x00
4.2.2 Module 2 Receiver Eye Diagrams

**Figure 24.** At –10°C, 11-dB ER, 10.3125-Gbps, PRS31-1 Pattern

VCC = 2.85 V, ICC = 193 mA, Power Dissipation = 550 mW
Figure 25. At 25°C, 11-dB ER, 10.3125-Gbps, PRS31-1 Pattern
VCC = 2.85 V, ICC = 208 mA, Power Dissipation = 593 mW
Figure 26. At 85°C, 11-dB ER, 10.3125-Gbps, PRS31-1 Pattern
VCC = 2.85 V, ICC = 260 mA, Power Dissipation = 741 mW
4.3 Transmitter Test Results With the NX8349TS TOSA

4.3.1 Transmitter Optical Eye Diagrams

Reg0 = 0x8A, Reg1 = 0x00, Reg2 = 0x00, Reg3 = 0x50, Reg4 = 0x00, Reg5 = 0x78, Reg6 = 0x60, Reg7 = 0x00, Reg8 = 0x07, Reg9 = 0x00, Reg10 = 0x00

Figure 27. At –10°C Closed-Loop 10.3125-Gbps PRBS31-1 Pattern
VCC = 3.3 V, ICC = 186 mA, Power Dissipation = 614 mW, 44% Mask Margin

Reg0 = 0x8A, Reg1 = 0x00, Reg2 = 0x00, Reg3 = 0x58, Reg4 = 0x00, Reg5 = 0x78, Reg6 = 0x60, Reg7 = 0x00, Reg8 = 0x07, Reg9 = 0x00, Reg10 = 0x00

Figure 28. At 25°C Closed-Loop 10.3125-Gbps PRBS31-1 Pattern
VCC = 3.3 V, ICC = 202 mA, Power Dissipation = 667 mW, 42% Mask Margin
4.4 Transmitter Test Results With the NX8349TB TOSA

4.4.1 Transmitter Optical Eye Diagrams

Figure 29. At 85°C Closed-Loop 10.3125-Gbps PRBS31-1 Pattern

VCC = 3.3 V, ICC = 253 mA, Power Dissipation = 835 mW, 30% Mask Margin

Figure 30. At –20°C Closed-Loop 10.3125-Gbps PRBS31-1 Pattern

VCC = 3.3 V, ICC = 193 mA, Power Dissipation = 637 mW, 40% Mask Margin
Test Results

Reg0 = 0x80, Reg1 = 0x00, Reg2 = 0x00, Reg3 = 0x70 , Reg4 = 0x00, Reg5= 0x9C , Reg6 = 0x00, Reg7 = 0x00,
Reg8 = 0x07, Reg9 = 0xFF, Reg10 = 0x00

Figure 31. At 25°C Closed-Loop 10.3125-Gbps PRBS31-1 Pattern
VCC = 3.3 V, ICC = 209 mA, Power Dissipation = 690 mW, 42% Mask Margin

Reg0 = 0x80, Reg1 = 0x00, Reg2 = 0x00, Reg3 = 0x98 , Reg4 = 0x00, Reg5= 0x9C , Reg6 = 0x00, Reg7 = 0x00,
Reg8 = 0x07, Reg9 = 0xFF, Reg10 = 0x00

Figure 32. At 85°C Closed-Loop 10.3125-Gbps PRBS31-1 Pattern
VCC = 3.3 V, ICC = 270 mA, Power Dissipation = 891 mW, 32% Mask Margin
Reg0 = 0x80, Reg1 = 0x00, Reg2 = 0x00, Reg3 = 0x88, Reg4 = 0x00, Reg5 = 0x9C, Reg6 = 0x00, Reg7 = 0x00, Reg8 = 0x07, Reg9 = 0xFF, Reg10 = 0x00

**Figure 33. At –20°C Closed-Loop 9.95-Gbps PRBS31-1 Pattern**
VCC = 3.3 V, ICC = 212 mA, Power Dissipation = 700 mW, 16% Mask Margin

Reg0 = 0x80, Reg1 = 0x00, Reg2 = 0x00, Reg3 = 0x90, Reg4 = 0x00, Reg5 = 0x9C, Reg6 = 0x00, Reg7 = 0x00, Reg8 = 0x07, Reg9 = 0xFF, Reg10 = 0x00

**Figure 34. At 25°C Closed-Loop 9.95-Gbps PRBS31-1 Pattern**
VCC = 3.3 V, ICC = 234 mA, Power Dissipation = 772 mW, 22% Mask Margin
Reg0 = 0x80, Reg1 = 0x00, Reg2 = 0x00, Reg3 = 0xB8, Reg4 = 0x00, Reg5 = 0x9C, Reg6 = 0x00, Reg7 = 0x00, Reg8 = 0x07, Reg9 = 0xFF, Reg10 = 0x00

Figure 35. At 85°C Closed-Loop 9.95-Gbps PRBS31-1 Pattern
VCC = 3.3 V, ICC = 284 mA, Power Dissipation = 937 mW, 15% Mask Margin

4.5 Typical Receiver Test Results

Figure 36. Receiver BER Versus Optical Input Power
10.3125-Gbps PRBS31-1 Pattern
IMPORTANT NOTICE FOR TI REFERENCE DESIGNS

Texas Instruments Incorporated (“TI”) reference designs are solely intended to assist designers (“Buyers”) who are developing systems that incorporate TI semiconductor products (also referred to herein as “components”). Buyer understands and agrees that Buyer remains responsible for using its independent analysis, evaluation and judgment in designing Buyer’s systems and products.

TI reference designs have been created using standard laboratory conditions and engineering practices. TI has not conducted any testing other than that specifically described in the published documentation for a particular reference design. TI may make corrections, enhancements, improvements and other changes to its reference designs.

Buyers are authorized to use TI reference designs with the TI component(s) identified in each particular reference design and to modify the reference design in the development of their end products. HOWEVER, NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY THIRD PARTY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT, IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used.

Information published by TI regarding third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI REFERENCE DESIGNS ARE PROVIDED “AS IS”. TI MAKES NO WARRANTIES OR REPRESENTATIONS WITH REGARD TO THE REFERENCE DESIGNS OR USE OF THE REFERENCE DESIGNS, EXPRESS, IMPLIED OR STATUTORY, INCLUDING ACCURACY OR COMPLETENESS. TI DISCLAIMS ANY WARRANTY OF TITLE AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, QUIET ENJOYMENT, QUIET POSSESSION, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS WITH REGARD TO TI REFERENCE DESIGNS OR USE THEREOF. TI SHALL NOT BE LIABLE FOR ANY OTHER DEFEND OR INDEMNIFY BUYERS AGAINST ANY THIRD PARTY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON A COMBINATION OF COMPONENTS PROVIDED IN A TI REFERENCE DESIGN. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, INCIDENTAL, CONSEQUENTIAL OR INDIRECT DAMAGES, HOWEVER CAUSED, ON ANY THEORY OF LIABILITY AND WHETHER OR NOT TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, ARISING IN ANY WAY OUT OF TI REFERENCE DESIGNS OR BUYER’S USE OF TI REFERENCE DESIGNS.

TI reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques for TI components are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications using TI components, TI recommends that Buyers use only TI components that are appropriate for the intended use and that have been certified as meeting the appropriate specifications.

Reproduction of significant portions of TI information in TI data books, data sheets or reference designs is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards that anticipate dangerous failures, monitor failures and their consequences, lessen the likelihood of dangerous failures and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in Buyer’s safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed an agreement specifically governing such use.

Only those TI components that TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components that have not been so designated is solely at Buyer’s risk, and Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2014, Texas Instruments Incorporated