

PROGRAMMERS REFERENCE

The top 4 control pins PRTAD[4:1] determine the device port address. In this mode, TLK10232 will respond if the PHY address field on the MDIO protocol (PA[4:1]) matches PRTAD[4:1] pin value. In both Clause 45 and Clause 22 modes, the 2 individual channels in TLK10232 are classified as 2 different ports. So for any PRTAD [4:1] value there will be 2 ports per TLK10232. LSB of PHY address field (PA[0]) will determine which channel/port within TLK10232 to respond. Channel A can be accessed by setting LSB bit of PHY address to 1'b0.

Channel B can be accessed by setting LSB bit of PHY address to 1'b1.

Following Table illustrates device modes with respect to ST and MODE_SEL pins. 10G mode referenced in below table and in the rest of programmer's reference is equivalent to General purpose SERDES mode.

Table 1: Model Selection

	ST = 0 (Clause 45)	ST = 1 (Clause 22)
{MODE_SEL pin, SW bit (30.1.10)}		
1x	10G	10G
01	10G	10G
00	10G-KR/1G-KX (Determined by Auto Neg)	1G-KX (No Auto Neg)



REGISTER ORGANIZATION

- Vendor Specific device Registers (Can be accessed through Clause 45 and Clause 22)
 - Clause 45 device address = 30 (Valid in 10G-KR/1G-KX/10G modes)
 - 30.0 -> Global control registers. These registers contain global control bits and are channel independent.
 - 30.1 to 30.31 -> Channel control/Status registers. These registers contain non-standard defined control/status bits and are per channel basis.
 - 30.32768 to 30.33025 -> Channel control/Status registers. These registers contain non-standard defined control/status bits and are per channel basis. Requires indirect access in Clause 22 mode. Registers that are not implemented
 - 30.40960 to 30.41241 -> Global control/Status registers. These registers contain non-standard defined control/status bits and are channel independent. Requires indirect access in Clause 22 mode
- Standard Device Registers (Can be accessed only through Clause 45 and are channel independent)
 - Clause 45 device address = 1 (Valid in 10G-KR mode)
 - 1.0 to 1.11 -> PMA/PMD control/Status registers.
 - 1.150 to 1.175 -> 10G-KR standard control/Status registers.
 - 1.32768 to 1.36905 -> 10G-KR vendor specific control/Status registers. Also included are link/autotrain related registers. These are also accessible using clause 22 (through indirect addressing and in clause 45 (through device address 30)
 - Clause 45 device address = 3 (Valid in 10G-KR mode)
 - 3.0 to 3.43 -> PCS standard control/Status registers
 - 3.32768, 3.32784 -> PCS vendor specific control/Status registers
 - Clause 45 device address = 7 (Valid in 10G-KR/1G-KX modes)
 - 7.0 to 7.27, 7.48 -> Auto Negotiation standard control/Status registers.
 - 7.32768, 7.32784 -> Auto Negotiation vendor specific control/status registers.

Note: Registers that are not implemented return 0 when read.





REGISTER BIT DEFINITIONS

RW: Read-Write

User can write 0 or 1 to this register bit. Reading this register bit returns the same value that has been written.

RW/SC: Read-Write Self-Clearing

User can write 0 or 1 to this register bit. Writing a "1" to this register creates a high pulse. Reading this register bit always returns 0.

RO: Read-Only

This register can only be read. Writing to this register bit has no effect. Reading from this register bit returns its current value.

RO/LH: Read-Only Latched High

This register can only be read. Writing to this register bit has no effect. Reading a "1" from this register bit indicates that either the condition is occurring or it has occurred since the last time it was read. Reading a "0" from this register bit indicates that the condition is not occurring presently, and it has not occurred since the last time the register was read. A latched high register, when read high, should be read again to distinguish if a condition occurred previously or is still occurring. If it occurred previously, the second read will read low. If it is still occurring, the second read will read high. Reading this register bit automatically resets its value to 0.

RO/LL: Read-Only Latched Low

This register can only be read. Writing to this register bit has no effect. Reading a "0" from this register bit indicates that either the condition is occurring or it has occurred since the last time it was read. Reading a "1" from this register bit indicates that the condition is not occurring presently, and it has not occurred since the last time the register was read. A latched low register, when read low, should be read again to distinguish if a condition occurred previously or is still occurring. If it occurred previously, the second read will read high. If it is still occurring, the second read will read low. Reading this register bit automatically sets its value to 1.

COR: Clear-On-Read counter

This register can only be read. Writing to this register bit has no effect. Reading from this register bit returns its current value, then resets its value to 0. Counter value freezes at Max.

Following code letters in Name field of each control/status register bit(s) indicate the mode that they are applicable/valid.

R = Indicates control/status bit(s) valid in 10GKR mode

X = Indicates control/status bit(s) valid in 1GKX mode

G = Indicates control/status bit(s) valid in 10G general purpose serdes mode





VENDOR SPECIFIC DEVICE REGISTERS

Below registers can be accessed directly through Clause 22 and Clause 45. In Clause 45 mode, these registers can be accessed by setting device address field to 0x1E (DA[4:0] = 5'b11110). In Clause 22 mode, these registers can be accessed by setting 5 bit register address field to same value as 5 LSB bits of Register Address field specified for each register. For example, 16 bit register address 0x001C in clause 45 mode can be accessed by setting register address field to 5'h1C in clause 22 mode.

Table 2: GLOBAL_CONTROL_11

Device Ac	ddress: 0x1E	Register A	ddress:0x0000	Default: 0x0610		
Bit(s)	Na	ame		Description	Access	
30.0.15	GLOBAL_RES	SET	1 = Resets TX and asserting RESET	0 = Normal operation (Default 1'b0) 1 = Resets TX and RX data path including MDIO registers. Equivalent to		
30.0.14:12	PRTAD0_PIN_ (RXG)	EN_SEL[2:0]	PRTAD0 pin selection control. Valid only when 30.0.5 is 1. PRTAD0 is used for the assignment specified below. 000 = Channel A stopwatch (Default 3'b000) 001 = Channel B stopwatch 010 = Channel A Tx data switch 011 = Channel A Rx data switch 100 = Channel B Tx data switch 101 = Channel B Rx data switch 11x = Reserved			
30.0.11	GLOBAL_WR	ITE	Global write enable. 0 = Control settings are specific to channel addressed (Default 1'b0) 1 = Control settings in channel specific registers are applied to both channels regardless of channel addressed			
30.0.10:8	RESERVED SE_CLK_DIV[(RXG)	2:0]	For TI use only (Default 3'b110) Single Ended REFCLK Control clock divide selection. This value is used to divide selected single ended reference clock which is used for STCI, EFUSE etc. Divider value should be chosen such that the resulting frequency is at least 2X of MDC. 000 = Divide by 1 001 = Divide by 2 010 = Divide by 4 011 = Divide by 8 100 = Divide by 16 101 = Divide by 32 110 = Divide by 64 (Default 3'b110)			
30.0.7	RESERVED SE_CLK_SEL (RXG)		I11 = Divide by 128 For TI use only (Default 1'b0) Single ended REFCLK clock source selection. This clock is used for STCI, EFUSE etc. 0 = Selects single ended version of channel A HS reference clock (as selected by REFCLK _SEL) (Default 1'b0) 1 = Selects single ended version of channel B HS reference clock (as selected by REFCLK_SEL)			
30.0.5	PRTAD0_PIN_ (RXG)	EN	PRTAD0 pin enable control. 0 = Input pin (PRTAD0) is used for assignment specified in 30.0.14:12 (Default 1'b0) 1 = Input pin (PRTAD0) is not used for assignment specified in 30.0.14:12			

¹ This global register is channel independent.

² After reset bit is set to one, it automatically sets itself back to zero on the next MDC clock cycle.





30.0.4:0	PRBS_PASS_OVERLAY[4:0] (RXG)	PRBS_PASS pin status selection. Applicable only when PRBS test pattern verification is enabled on HS side or LS side. PRBS_PASS pin reflects PRBS verification status on selected Channel HS/LS side. LS Serdes lanes 1/2/3 are not applicable in 1GKX modes. 1xx00 = PRBS_PASS reflects combined status of Channel A/B HS serdes PRBS verification. If PRBS verification fails on any channel HS serdes, PRBS_PASS will be asserted low. (Default 5'b10000) 00000 = Status from Channel A HS Serdes side 00001 = Reserved Status from Channel A HS core side 00010 = Status from Channel A LS Serdes side Lane 0 00101 = Status from Channel A LS Serdes side Lane 1 00110 = Status from Channel A LS Serdes side Lane 2 00111 = Status from Channel B HS Serdes side Lane 3 01000 = Status from Channel B HS Serdes side 01001 = Reserved Status from Channel B HS core side 01011 = Reserved 01100 = Status from Channel B LS Serdes side Lane 0 01101 = Status from Channel B LS Serdes side Lane 1 01101 = Status from Channel B LS Serdes side Lane 1 01101 = Status from Channel B LS Serdes side Lane 2 01111 = Status from Channel B LS Serdes side Lane 2	
----------	---------------------------------	--	--

Table 3: CHANNEL_CONTROL_1

Device Ad	ldress: 0x1E	Register Ad	dress:0x0001	Default: 0x0B00	
Bit(s)	Na	ame		Description	Access
30.1.15	POWERDOWN (RXG)	1	Setting this bit high powers down entire data path with exception that MDIO interface stays active. 0 = Normal operation (Default 1'b0) 1 = Power Down mode is enabled.		
30.1.14	LT_TRAINING (XG)	G_CONTROL	Link training control. Valid in 10G and 1GKX modes only. 0 = Link training disabled(Default 1'b0) 1 = Link training enable control dependent on LT_TRAINING_ENABLE (1/30.150.1).		
30.1.13	10G_RX_MOD (G)	DE_SEL	RX mode selection. Valid in 10G only. 0 = RX mode dependent upon RX_DEMUX_SEL(Default 1'b0) 1 = Enables 1 to 1 mode on receive channel.		
30.1.12	10G_TX_MODE_SEL (G)		0 = TX mode dep	n Valid in 10G only. endent upon TX_MUX_SEL (Default 1'b0) mode on transmit channel.	
30.1.11	SW_PCS_SEL (RX)		AN_ENABLE (7	use 45 mode only. Valid only when MODE_SEL pin is 0, 0.12) is 0 and SW_DEV_MODE_SEL (30.1.10) is 0. 10G-KR mode(Default 1'b1) 1G-KX mode	RW
30.1.10	SW_DEV_MOI (RXG)	Valid only when MODE_SEL pin is 0 1 = Device set to 10G mode 0 = In clause 45 mode, device mode is set using Auto negotiation. In clause 22 mode, device set to 1G-KX mode(Default 1'b0)			
30.1.9	10G_RX_DEM (G)	UX_SEL	RX De-Mux selection control for lane de-serialization on receive channel. Valid in 10G and when 10G_RX_MODE_SEL (30.1.13) is LOW 0 = 1 to 2 1 = 1 to 4 (Default 1'b1)		
30.1.8	10G_TX_MUX (G)	_SEL	TX Mux selection control for lane serialization on transmit channel. Valid in 10G and when 10G_TX_MODE_SEL (30.1.12) is LOW 0 = 2 to 1 1 = 4 to 1 (Default 1'b1)		

This document contains information about products in development. Divulging information in the document without the express written consent of Texas Instruments is strictly prohibited.





30.1.7:5	RESERVED HS_FINAL_EQPRE[2:0] (RXG)	For TI use only Final HS Serdes EQPRE value.	
30.1.4	RESERVED HS_ FINAL_H1CDRMODE (RXG)	For TI use only Final HS Serdes H1CDR mode value	RO
30.1.3	RESERVED HS_FINAL_PK_DISABLE (RXG)	For TI use only Final HS Serdes peak disable value	, KO
30.1.2	RESERVED HS_FINAL_AGCCTRL_0 (RXG)	For TI use only BIT [0] of final HS Serdes AGCCTRL value	
30.1.1	REFCLK_SW_SEL (RXG)	Channel HS Reference clock selection. 0 = Selects REFCLK_0_P/N as clock reference to Channel x HS side serdes macro(Default 1'b0) 1 = Selects REFCLK_1_P/N as clock reference to Channel x HS side serdes macro	
30.1.0	LS_REFCLK_SEL (RXG)	Channel LS Reference clock selection. 0 = LS side serdes macro reference clock is same as HS side serdes reference clock (E.g. If REFCLK_0_P/N is selected as HS side serdes macro reference clock, REFCLK_0_P/N is selected as LS side serdes macro reference clock and vice versa) (Default 1'b0) 1 = Alternate reference clock is selected as clock reference to Channel x LS side serdes macro (E.g. If REFCLK_0_P/N is selected as HS side serdes macro reference clock, REFCLK_1_P/N is selected as LS side serdes macro reference clock and vice versa)	RW

Table 4: HS_SERDES_CONTROL_1

Device Ad	ldress: 0x1E	Register Ad	dress:0x0002	Default: 0x831D	
Bit(s)	N	ame		Description	Access
30.2.15	RESERVED HS_TXCM CF (RXG)	GTX[9]	For TI use only (Default 1'b1) Transmit output common mode control. 0 = Normal common mode. Valid for DC settings 1 = Raised common mode. Valid for AC settings (Default 1'b1)		RW
30.2.14	RESERVED HS_ENQOL CI (RXG)	FGRX[22]	For TI use only (I 0 = QOL interface 1 = QOL interface	Default 1'b0) e port not active	
30.2.13	RESERVED HS_ADCGAIN CFGRX[13] (RXG)	ı	For TI use only. (Default 1'b0) HS Serdes ADCGAIN control 0 = AGC Digital control word has normal 1x strength 1 = AGC Digital control word has 2x strength.		
30.2.12	RESERVED HS_JOG CFGF (RXG)	XX[12]	For TI use only (Default 1'b0) 0 = Vote summation corrected to avoid extra phase updates 1 = Vote summation as in original design		
30.2.11:10	RESERVED HS_CLK_BYPASS[1:0] CFGPLL[11:10] (RXG)		00 = No bypass. No 1 = Reserved 10 = Functional by TESTCLKR 11 = REFCLK obserial TXP/N pins		
30.2.9:8	HS_LOOP_BA CFGPLL[9:8] (RXG)	NDWIDTH[1:0]	HS Serdes PLL Loop Bandwidth settings		
30.2.7	RESERVED CFGPLL[7] (RXG)		For TI use only (I	Default 1'b0) Mapped to HS Serdes CFGPLL[7] for future	

This document contains information about products in development. Divulging information in the document without the express written consent of Texas Instruments is strictly prohibited.





30.2.6	HS_VRANGE CFGPLL[6] (RXG)	HS Serdes PLL VCO range selection. 0 = VCO runs at higher end of frequency range (Default 1'b0) 1 = VCO runs at lower end of frequency range This bit needs to be set HIGH if VCO frequency (REFCLK * HS_PLL_MULT) is below 2.5 Ghz.
30.2.5	RESERVED CFGPLL[5] (RXG)	For TI use only (Default 1'b0) Mapped to HS Serdes CFGPLL[5] for future use
30.2.4	HS_ENPLL CFGPLL[0] (RXG)	HS Serdes PLL enable control. HS Serdes PLL is automatically disabled when PD_TRXx_N is asserted LOW or when register bit 30.1.15 is set HIGH. 0 = Disables PLL in HS serdes 1 = Enables PLL in HS serdes (Default 1'b1)
30.2.3:0	HS_PLL_MULT[3:0] CFGPLL[4:1] (RXG)	HS Serdes PLL multiplier setting (Default 4'b1101). Refer Table 5: HS PLL multiplier control. In KR/KX modes, this setting is automatically controlled and value set through these register bits is ignored unless REFCLK_FREQ_SEL_1 or related OVERRIDE bit is set. Please see Appendix B for more information on PLL multiplier settings

Table 5: HS PLL multiplier control

;	30.2.3:0	30.2.3:0		
Value	PLL Multiplier factor	Value	PLL Multiplier factor	
0000	Reserved	1000	12x	
0001	Reserved	1001	12.5x	
0010	4x	1010	15x	
0011	5x	1011	16x	
0100	6x	1100	16.5x	
0101	8x	1101	20x	
0110	8.25x	1110	25x	
0111	10x	1111	Reserved	

Table 6: HS_ SERDES_CONTROL_2


Device Ado	dress: 0x1E	Register Ad	dress:0x0003	Default: 0xA848	
Bit(s)	N	ame	Description		Access
30.3.15:12	HS_SWING[3: CFGTX[13:10] (RXG)	•	is automatically c unless related OV (Default 4'b1010	ut swing control for HS Serdes. During autotrain, this setting ontrolled and value set through this register bit is ignored (ERRIDE bit is set.) STX AC mode output swing control	RW
30.3.11	HS_ENTX CF6 (RXG)	GTX[0]	HS Serdes transmitter enable control. HS Serdes transmitter is automatically disabled when PD_TRXx_N is asserted LOW or when register bit 30.1.15 is set HIGH. 0 = Disables HS serdes transmitter 1 = Enables HS serdes transmitter (Default 1'b1)		
30.3.10	HS_EQHLD <mark>C</mark> (RXG)	FGRX[24]	controlled and va OVERRIDE bit is 0 = Normal opera	hold control. During autotrain, this setting is automatically lue set through this register bit is ignored unless related set. tion (Default 1'b0) ter and long tail correction in its current state	



30.3.9:8	HS_RATE_TX [1:0] CFGTX[5:4] (RXG)	HS Serdes TX rate settings. In KR/KX modes, this setting is automatically controlled and value set through these register bits is ignored unless REFCLK_FREQ_SEL_1 or related OVERRIDE bit is set. 00 = Full rate (Default 2'b00) 01 = Half rate 10 = Quarter rate 11 = Eighth rate
30.3.7:6	HS_AGCCTRL[1:0] CFGRX[26:25] (RXG)	Adaptive gain control loop. During autotrain, this setting is automatically controlled and value set through this register bit is ignored unless related OVERRIDE bit is set. 00 = Attenuator will not change after lock has been achieved, even if AGC becomes unlocked 01 = Attenuator will not change when in lock state, but could change when AGC becomes unlocked (Default 2'b01) 10 = Force the attenuator off 11 = Force the attenuator on
30.3.5:4	HS_AZCAL[1:0] CFGRX[4:3] (RXG)	Auto zero calibration. During autotrain, this setting is automatically controlled and value set through this register bit is ignored unless related OVERRIDE bit is set. 00 = Auto zero calibration initiated when receiver is enabled (Default 2'b00) 01 = Auto zero calibration disabled 10 = Forced with automatic update. 11 = Forced without automatic update
30.3.3	HS_ENRX CFGRX[0] (RXG)	HS Serdes receiver enable control. HS Serdes receiver is automatically disabled when PD_TRXx_N is asserted LOW or when register bit 30.1.15 is set HIGH. During autotrain, this setting is automatically controlled and value set through this register bit is ignored unless related OVERRIDE bit is set. 0 = Disables HS serdes receiver 1 = Enables HS serdes receiver (Default 1'b1)
30.3.2:0	HS_RATE_RX [2:0] CFGRX[14], CFGRX[6:5] (RXG)	HS Serdes RX rate settings. In KR/KX modes, this setting is automatically controlled and value set through these register bits is ignored unless REFCLK_FREQ_SEL_1 or related OVERRIDE bit is set. 000 = Full rate (Default 3'b000) 101 = Half rate 110 = Quarter rate 111 = Eighth rate 001 = Reserved 01x = Reserved 100 = Reserved

Table 7: HSTX AC mode output swing control

Value	AC Mode
30.3[15:12]	Typical Amplitude (mVdfpp)
0000	130
0001	220
0010	300
0011	390
0100	480
0101	570
0110	660
0111	750
1000	830
1001	930
1010	1020
1011	1110
1100	1180
1101	1270







1110	1340
1111	1400

Table 8: HS_SERDES_CONTROL_3

Device Address: 0x1E Register Ad		ddress:0x0004	Default: 0x1500		
Bit(s)	N	ame	Description Acco		
30.4.15	HS_ENTRACK CFGRX[23] (RXG)	ζ	HSRX ADC Track mode. During autotrain, this setting is automatically controlled and value set through this register bit is ignored unless related OVERRIDE bit is set. 0 = Normal operation (Default 1'b0) 1 = Forces ADC into track mode		
30.4.14:12	HS_EQPRE[2:0] CFGRX[21:19] (RXG)		automatically con unless related OV 000 = 1/9 cursor a	amplitude (Default 3'b001) amplitude amplitude amplitude amplitude	
30.4.11:10	HS_CDRFMULT[1:0] CFGRX[18:17] (RXG)		Clock data recove 2'b01) During autotrain, this register bit is		
30.4.9:8	HS_CDRTHR[1:0] CFGRX[16:15] (RXG)		Clock data recove During autotrain,	nreshold threshold	RW
30.4.7	RESERVED HS_EQLIM CFGRX[2] (RXG)		For TI use only HSRX Equalizer 0 = Normal opera	limit control(Default 1'b0)	
30.4.6	HS_PEAK_DISABLE CFGRX[1] (RXG)		automatically con unless related OV 0 = Normal opera	_DISABLE control. During autotrain, this setting is strolled and value set through this register bit is ignored (ERRIDE bit is set.) tion (Default 1'b0) frequency peaking. Suitable for <6 Gbps operation	
30.4.5	HS_H1CDRMODE CFGRX[10] (RXG) HS_H1CDRMODE CFGRX[10] 1:		HS Serdes H1CD automatically con unless related OV 0 = Normal opera	RMODE control. During autotrain, this setting is strolled and value set through this register bit is ignored (ERRIDE bit is set.) tion (Default 1'b0) mode suitable for short channel operation.	
30.4.4:0	HS_TWCRF[4:0] CFGTX[22:18] (RXG)		Cursor Reduction automatically con unless related OV	Factor (Default 5'b00000. In KR mode, this setting is strolled and value set through this register bits is ignored (ERRIDE bit is set.) STX Cursor reduction factor weights	





Table 9: HSTX Cursor reduction factor weights

	30.4.4:0		30.4.4:0
Value	Cursor reduction (%)	Value	Cursor reduction (%)
00000	0	10000	17
00001	2.5	10001	20
00010	5.0	10010	22
00011	7.5	10011	25
00100	10.0	10100	27
00101	12	10101	30
00110	15	10110	32
00111		10111	35
01000		11000	37
01001		11001	40
01010		11010	42
01011	Reserved	11011	45
01100		11100	47
01101		11101	50
01110		11110	52
01111		11111	55

Table 10: HS_SERDES_CONTROL_4

Device Ad	ldress: 0x1E	Register Ad	dress:0x0005	Default: 0x2000	
Bit(s)	N	ame	Description Access		
30.5.15	HS_RX_INVPAIR CFGRX[7] (RXG)		negative data (De	ty. HSRXxP considered positive data. HSRXxN considered fault 1'b0) ity. HSRXxP considered negative data. HSRXxN	
30.5.14	HS_TX_INVPAIR CFGTX[6] (RXG)		considered negative	ty. HSTXxP considered positive data and HSTXxN we data (Default 1'b0) ity. HSTXxP considered negative data and HSTXxN	
30.5.13	RESERVED HS_FIRUPT CFGTX[3] (RXG)		setting is automati ignored unless relations of the setting is automatically and the setting is automatically auto	Default 1'b1) (post cursor filter update control. During autotrain, this ically controlled and value set through this register bit is ated OVERRIDE bit is set. (provided in the set of t	RW
30.5.12:8		HS_TWPOST1[4:0] CFGTX[28:24] (RXG)		sor1 Tap weight. Selects TAP settings for TX waveform. 1). In KR mode, this setting is automatically controlled and this register bits is ignored unless related OVERRIDE bit is STX Post-cursor1 transmit tap weights	
30.5.7:4	HS_TWPRE[3:0] CFGTX[17:14] (RXG)		4'b0000). In KR r	right. Selects TAP settings for TX waveform. (Default mode, this setting is automatically controlled and value set er bits is ignored unless related OVERRIDE bit is set. STX Pre-cursor transmit tap weights	
30.5.3:0		HS_TWPOST2[3:0] CFGTX[32:29] (RXG)		sor2 Tap weight. Selects TAP settings for TX waveform. In KR mode, this setting is automatically controlled and this register bits is ignored unless related OVERRIDE bit is STX Post-cursor2 transmit tap weights	





Table 11: HSTX Post-cursor1 transmit tap weights

30	0.5.12:8	30	0.5.12:8
Value	Tap weight (%)	Value	Tap weight (%)
00000	0	10000	0
00001	+2.5	10001	-2.5
00010	+5.0	10010	-5.0
00011	+7.5	10011	-7.5
00100	+10.0	10100	-10.0
00101	+12.5	10101	-12.5
00110	+15.0	10110	-15.0
00111	+17.5	10111	-17.5
01000	+20.0	11000	-20.0
01001	+22.5	11001	-22.5
01010	+25.0	11010	-25.0
01011	+27.5	11011	-27.5
01100	+30.0	11100	-30.0
01101	+32.5	11101	-32.5
01110	+35.0	11110	-35.0
01111	+37.5	11111	-37.5

Table 12: HSTX Post-cursor2 transmit tap weights


30	0.5.3:0	30.5.3:0		
Value	Tap weight (%)	Value	Tap weight (%)	
0000	0	1000	0	
0001	+2.5	1001	-2.5	
0010	+5.0	1010	-5.0	
0011	+7.5	1011	-7.5	
0100	+10.0	1100	-10.0	
0101	+12.5	1101	-12.5	
0110	+15.0	1110	-15.0	
0111	+17.5	1111	-17.5	

Table 13: HSTX Pre-cursor transmit tap weights

30	0.5.7:4	30.5.7:4		
Value	Tap weight (%)	Value	Tap weight (%)	
0000	0	1000	0	
0001	+2.5	1001	-2.5	
0010	+5.0	1010	-5.0	
0011	+7.5	1011	-7.5	
0100	+10.0	1100	-10.0	
0101	+12.5	1101	-12.5	
0110	+15.0	1110	-15.0	
0111	+17.5	1111	-17.5	

Table 14: LS_SERDES_CONTROL_1

Device Addre	Device Address: 0x1E Register Add		dress:0x0006	Default: 0xF115	
Bit(s)	Na	ame		Description	Access





30.6.15:12	LS_LN_CFG_EN[3:0] (RXG)	Configuration control for LS Serdes Lane settings (Default 4'b1111) [3] corresponds to LN3, [2] corresponds to LN2 [1] corresponds to LN1, [0] corresponds to LN0 Lanes 1/2/3 are not valid in 1GKX mode 0 = Writes to LS_SERDES_CONTROL_2 & LS_SERDES_CONTROL_3 & LS_CH_CONTROL_1 control registers do not affect respective LS Serdes lane 1 = Writes to LS_SERDES_CONTROL_2 & LS_SERDES_CONTROL_3 & LS_CH_CONTROL_1 control registers affect respective LS Serdes lane For example, if subsequent writes to LS_SERDES_CONTROL_2 & LS_SERDES_CONTROL_3 & LS_CH_CONTROL_1 are selected to affect the settings in Lanes 0 and 1, LS_LN_CFG_EN[3:0] should be set to 4'b0011 Read values in LS_SERDES_CONTROL_2 & LS_SERDES_CONTROL_3 & LS_CH_CONTROL_1 reflect the settings value for Lane selected through LS_LN_CFG_EN[3:0]. To read settings for Lane 0, LS_LN_CFG_EN[3:0] should be set to 4'b0001 To read settings for Lane 1, LS_LN_CFG_EN[3:0] should be set to 4'b0010 To read settings for Lane 2, LS_LN_CFG_EN[3:0] should be set to 4'b0100 Read values of LS_SERDES_CONTROL_2 & LS_SERDES_CONTROL_1 registers are not valid for any other LS_LN_CFG_EN[3:0] combination	RW
30.6.11:10	RESERVED LS_CLK_BYPASS[1:0] TESTCFG[5:4] (RXG)	For TI use only(Default 2'b00) LS Serdes PLL bypass settings 00 = No bypass. Macro operates normally from PLL 01 = Reserved 10 = Functional bypass. Macros operate at low speed using TESTCLKT and TESTCLKR 11 = REFCLK observe. Divided version of REFCLKP/N is observable on serial OUTx pins	, KW
30.6.9:8	LS_LOOP_BANDWIDTH[1:0] CFGPLL[9:8] (RXG)	LS Serdes PLL Loop Bandwidth settings 00 = Reserved 01 = Applicable when external JC_PLL is NOT used (Default 2'b01) 10 = Applicable when external JC_PLL is used 11 = Reserved	
30.6.7	RESERVED (RXG)	For TI use only (Default 1'b0)	
30.6.6:5	RESERVED CFGPLL[6:5] (RXG)	For TI use only Mapped to LS Serdes CFGPLL[6:5] for future use	
30.6.4	LS_ENPLL CFGPLL[0] (RXG)	LS Serdes PLL enable control. LS Serdes PLL is automatically disabled when PD_TRXx_N is asserted LOW or when register bit 30.1.15 is set HIGH. 0 = Disables PLL in LS serdes 1 = Enables PLL in LS serdes (Default 1'b1)	
30.6.3:0	LS_MPY[3:0] CFGPLL[4:1] (RXG)	LS Serdes PLL multiplier setting (Default 4'b0101). In KR/KX modes, this setting is automatically controlled and value set through this register bits is ignored unless REFCLK_FREQ_SEL_1 or related OVERRIDE bit is set. Refer Table 15: LS PLL multiplier control Please see Appendix B for more information on PLL multiplier settings	

Table 15: LS PLL multiplier control

30.6	5.3:0	30.6	.3:0
Value	PLL Multiplier factor	Value	PLL Multiplier factor
0000	4x	1000	15x
0001	5x	1001	20x





0010	6x	1010	25x
0011	Reserved	1011	Reserved
0100	8x	1100	Reserved
0101	10x	1101	50x
0110	12x	1110	65x
0111	12.5x	1111	Reserved

Table 16: LS_SERDES_CONTROL_2

Device Ac	Device Address: 0x1E Register Ad		dress:0x0007	Default: 0xDC04	
Bit(s)	N	ame		Description	Access
30.7.15	RESERVED LS_CM CFGTX[8] (RXG)		0 = Normal comm	S Serdes output common mode adjustment non mode. Valid for DC settings on mode. Valid for AC settings (Default 1'b1)	
30.7.14:12	LS_SWING[2:0] CFGTX[11:9] (RXG)		1 0	trol on LS Serdes side. (Default 3'b101) SRX Output AC mode output swing control	
3.7.11	LS_LOS CFGRX[15] (RXG)		1 = Enable Loss of	of signal detection on LS serdes lane inputs f signal detection on LS serdes lane inputs (Default 1'b1)	
30.7.10	LS_TX_ENRX CFGRX[0] (RXG)		transmitter channel. LOW or when regautomatically disa and 1 are automat transmit channel. 0 = Disables LS s	control on the transmit channel. LS Serdes per lane on el is automatically disabled when PD_TRXx_N is asserted gister bit 30.1.15 is set HIGH. Lanes 3 and 2 are abled when in 2ln 10G mode on transmit channel. Lanes 3, 2 ically disabled when in 1ln 10G mode or 1G-KX mode on erdes lane ardes lane (Default 1'b1)	
30.7.9:8	LS_TX_RATE [1:0] CFGRX[6:5] (RXG)		setting is automat	te settings on transmit channel. In KR/KX modes, this ically controlled and value set through this register bits is EFCLK_FREQ_SEL_1 or related OVERRIDE bit is set. fault 2'b00)	RW
30.7.7:4	LS_DE[3:0] CFGTX[15:12] (RXG)			phasis settings. (Default 4'b0000) SRX Output De-emphasis	
30.7.3	RESERVED LS_ENFTP CFGTX[16] (RXG)		For TI use only . 0 = Arbitrary phase 1 = Fixed phase	LS Serdes TXBCLK phase control se (Default 1'b0)	
30.7.2	LS_RX_ENTX CFGTX[0] (RXG)		receiver channel i LOW or when reg automatically disa and 1 are automat channel. 0 = Disables LS s	able control on receive channel. LS Serdes per lane on s automatically disabled when PD_TRXx_N is asserted gister bit 30.1.15 is set HIGH. Lanes 3 and 2 are abled when in 2ln 10G mode on receive channel. Lanes 3, 2 ically disabled when in 1ln 10G or 1G-KX mode on receive erdes lane ardes lane (Default 1'b1)	
30.7.1:0	LS_RX_RATE [1:0] CFGTX[6:5] (RXG)		LS Serdes lane ra	te settings on receive channel. In KR/KX modes, this setting ontrolled and value set through this register bits is ignored FREQ_SEL_1 or related OVERRIDE bit is set.	





Table 17: LSRX Output AC mode output swing control

Value	AC Mode
30.7.14:12	Typical Amplitude (mVdfpp)
000	190
001	380
010	560
011	710
100	850
101	950
110	1010
111	1050

Table 18: LSRX Output De-emphasis

30.7.7:4			30.7.7:4		
Value	Amplitude	e reduction	Value	Amplitude	reduction
	(%)	dB		(%)	dB
0000	0	0	1000	38.08	-4.16
0001	4.76	-0.42	1001	42.85	-4.86
0010	9.52	-0.87	1010	47.61	-5.61
0011	14.28	-1.34	1011	52.38	-6.44
0100	19.04	-1.83	1100	57.14	-7.35
0101	23.8	-2.36	1101	61.9	-8.38
0110	28.56	-2.92	1110	66.66	-9.54
0111	33.32	-3.52	1111	71.42	-10.87

Table 19: LS_SERDES_CONTROL_3

Device Address: 0x1E Register Add		dress:0x0008	Default: 0x000D		
Bit(s)	N	ame		Description	Access
30.8.15	LS_RX_INVPA (RXG)	AIR <mark> CFGTX[7]</mark>	LS Serdes lane outputs polarity on the receive channel. (x = Channel A or B or C or D, y = Lane 0 or 1 or 2 or 3) 0 = Normal polarity. OUTxyP considered positive data. OUTxyN considered negative data (Default 1'b0) 1 = Inverted polarity. OUTxyP considered negative data. OUTxyN considered positive data		RW
30.8.14	LS_TX_INVPA (RXG)	AIR <mark>CFGRX[7]</mark>	LS Serdes lane inj or C or D, y = La 0 = Normal polari negative data (Des	puts polarity on the transmit channel. (x = Channel A or B ne 0 or 1 or 2 or 3) ty. INxyP considered positive data and INxyN considered	
30.8.13:12	RESERVED LS CFGRX[13:12] (RXG)		For TI use only (I inputs) 00 = Alignment di 01 = Comma align 10 = Alignment journelle in the served	nment enabled	
30.8.11:8	LS_EQ[3:0] CF (RXG)	FGRX[22:19]	LS Serdes Equaliz Equalization	zation control (Default 4'b0000). Table 20: LS_EQ Serdes	
30.8.7	RESERVED LS_ENOC CFO (RXG)	GRX[23]	For TI use only (I LS Serdes Offset	Default 1'b0) compensation control (Default 1'b0)	

This document contains information about products in development. Divulging information in the document without the express written consent of Texas Instruments is strictly prohibited.



		T	
		For TI use only (Default 3'b000)	
		LS Serdes CDR control (Default 3'b000)	
		000 = 1 st Order. Threshold of 1	
	RESERVED	001 = 1 st Order. Threshold of 17	
30.8.6:4	LS_CDR[2:0] CFGRX[18:16]	010 = 2 nd Order. High precision. Threshold of 1	
	(RXG)	$011 = 2^{\text{nd}}$ Order. High precision. Threshold of 17	
		100 = 1 st Order. Low precision. Threshold of 1	
		$101 = 2^{\text{nd}}$ Order. Low precision. Threshold of 17	
		11x = Reserved	
	RESERVED	For TI use only (Default 1'b1)	
30.8.3	LS TX ENTEST CFGRX[1]	LS Serdes test mode control on the transmit channel	
30.6.3	(RXG)	0 = Normal operation	
	(KAU)	1 = Enable test mode	
	RESERVED	For TI use only (Default 1'b1)	
30.8.2	LS RX ENTEST CFGTX[1]	LS Serdes test mode control on the receive channel	
30.6.2	; ;	0 = Normal operation	
	(RXG)	1 = Enable test mode	
		For TI use only (Default 2'b01) LS Serdes input termination	
30.8.1:0	RESERVED	00 = Common point connected to VDDT (for AC coupled systems)	
	LS_TERM CFGRX[9:8]	01 = Common point set to 0.8 VDDT (for AC coupled systems)	
	(RXG)	10 = Reserved	
		11 = Common point floating (for AC coupled systems)	

Table 20: LS_EQ Serdes Equalization

30.8.11:8				30.8.11:8	
Value	Low Freq Gain	Zero Freq	Value	Low Freq Gain	Zero Freq
0000	Max	imum	1000	Adaptive	365 MHz
0001	Ada	ptive	1001		275 MHz
0010	Rese	erved	1010		195 MHz
0011			1011		140 MHz
0100			1100		105 MHz
0101			1101		75 MHz
0110			1110		55 MHz
0111			1111		50 MHz

Table 21: HS_OVERLAY_CONTROL

Device Ad	dress: 0x1E	Register Ad	dress:0x0009	Default: 0x0380	
Bit(s)	N	ame		Description	Access
30.9.15:14	LS_OK_OUT_ (G) LS_OK_IN_GA		01 = Gating enabl 11 = Gating enabl LS_OK_IN gating X0 = Gating disall 01 = Gating enabl	oled (Default 2'b00) ed. LS_OK_OUT gated to LOW ed. LS_OK_OUT gated to HIGH	RW
30.9.11	RESERVED_T (RXG)	BD BD	For TI use only. (
30.9.10	RESERVED H CFGTX[1] (RXG)	S_ENTXCKS	0 = HS serdes trai	Default 1'b0) HS_ENTX is LOW. Asmitter is fully powered off byte clock generation	





30.9.9:8	RESERVED HS_BUSWIDTH CFGRX[9:8] (RXG)	For TI use only. (Default 2'b11) HS TX/RX Buswidth control. 00 = 8-bit Operation. Valid during Auto Negotiation only. 01 = Reserved 10 = 16-bit Operation. Valid in 10GKR mode only. 11 = 20-bit Operation. Valid in 1GKX and 10G mode only.	
30.9.7	HS_LOS_MASK (G)	0 = HS Serdes LOS status is used to generate HS channel synchronization status. If HS Serdes indicates LOS, channel synchronization indicates synchronization is not achieved 1 = HS Serdes LOS status is not used to generate HS channel synchronization status (Default 1'b1)	
30.9.5	HS_CH_SYNC_OVERLAY (RXG)	0 = LOSx pin does not reflect receive channel loss of channel synchronization status or loss of block lock (Default 1'b0) 1 = Allows channel loss of synchronization or loss of block lock to be reflected on LOSx pin	
30.9.4	HS_INVALID_CODE_OVERL AY (RXG)	0 = LOSx pin does not reflect receive channel invalid code word error (Default 1'b0) 1 = Allows invalid code word error to be reflected on LOSx pin	
30.9.3	HS_AGCLOCK_OVERLAY (RXG)	0 = LOSx pin does not reflect HS Serdes AGC unlock status (Default 1'b0) 1 = Allows HS Serdes AGC unlock status to be reflected on LOSx pin	
30.9.2	HS_AZDONE_OVERLAY (RXG)	0 = LOSx pin does not reflect HS Serdes auto zero calibration not done status (Default 1'b0) 1 = Allows auto zero calibration not done status to be reflected on LOSx pin	
30.9.1	HS_PLL_LOCK_OVERLAY (RXG)	0 = LOSx pin does not reflect loss of HS Serdes PLL lock status (Default 1'b0) 1 = Allows HS Serdes loss of PLL lock status to be reflected on LOSx pin	
30.9.0	HS_LOS_OVERLAY (RXG)	0 = LOSx pin does not reflect HS Serdes Loss of signal condition (Default 1'b0) 1 = Allows HS Serdes Loss of signal condition to be reflected on LOSx pin	

Table 22: LS_OVERLAY_CONTROL

Device Address: 0x1E Register Add		dress:0x000A	Default: 0x4000		
Bit(s)	N	ame		Description	Access
30.10.15:14	RESERVED LAM_SEQ_REPEAT[1:0] (G)		01 = LAM sequer 10 = LAM sequer		RW
30.10.13	RESERVED (RXG)		For TI use only (I	Default 1'b0)	
30.10.12	LS_PLL_LOCK_OVERLAY (RXG)		1'b0)	s not reflect loss of LS SERDES PLL lock status (Default CRDES loss of PLL lock status to be reflected on LOSx pin	
30.10.11:8	LS_CH_SYNC_OVERLAY_L N[3:0] (RXG)		[1] Corresponds to 0 = LOSx pin doe condition (Defaul	o Lane 3, [2] Corresponds to Lane 2 o Lane 1, [0] Corresponds to Lane 0 s not reflect LS Serdes lane loss of synchronization t 1'b0) rdes lane loss of synchronization condition to be reflected	
30.10.7:4	LS_INVALID_CODE_OVERL AY_LN[3:0] (RXG)		[1] Corresponds to 0 = LOSx pin doe 1'b0)	o Lane 3, [2] Corresponds to Lane 2 o Lane 1, [0] Corresponds to Lane 0 s not reflect LS Serdes lane invalid code condition (Default rdes lane invalid code condition to be reflected on LOSx pin	





30.10.3:0	LS_LOS_OVERLAY_LN[3:0] (RXG)	[3] Corresponds to Lane 3, [2] Corresponds to Lane 2 [1] Corresponds to Lane 1, [0] Corresponds to Lane 0 Lanes 1/2/3 are not applicable in 1GKX mode 0 = LOSx pin does not reflect LS Serdes lane Loss of signal condition (Default 1'b0) 1 = Allows LS serdes lane Loss of signal condition to be reflected on LOSx pin	
-----------	---------------------------------	---	--

Table 23: LOOPBACK_TP_CONTROL

Device A	Device Address: 0x1E Register Add		dress:0x000B Default: 0x0D10		
Bit(s)	N	ame		Access	
30.11.15:14	RESERVED HS_SERDES_TP_SEL[1:0] (RXG)		00 = Reserved (I 01 = Reserved 10 = Clock patter	Test Pattern Selection. 00 = Reserved (Default 2'b00)	
30.11.13	HS_TP_GEN_I (RXG)	EN	0 = Normal opera	tion (Default 1'b0) pattern generation selected by bits 30.11.10:8 <mark>or</mark>	
30.11.12	HS_TP_VERIF (RXG)	FY_EN		tion (Default 1'b0) pattern verification selected by bits 30.11.10:8 or	
30.11.11	LS_TEST_PAT (RXG)	TT_SEL[2]	See selection in 3	0.11.5:4	
30.11.10:8	HS_TEST_PATT_SEL[2:0] (RXG)		information. H/L/M/CRPAT v 000 = High Frequ 001 = Low Frequ 010 = Mixed Freq 011 = CRPAT Lo 100 = CRPAT Sh PRBS pattern val. $101 = 2^7 - 1 \text{ PRBS}$ $110 = 2^{23} - 1 \text{ PRB}$ $111 = 2^{31} - 1 \text{ PRB}$ Errors can be che. For KR standard val.	ency Test Pattern quency Test Pattern quency Test Pattern ong ort id in 1GKX/10G/10GKR modes. S pattern (Default 3'b101) S pattern S pattern cked by reading HS_ERROR_COUNT register pattern generation and verification, please refer to Register SERDES_TP_SEL[1:0] (30.11.15:14) is 2'b00	
30.11.7	LS_TP_GEN_E (RXG)	EN	0 = Normal opera 1 = Activates test the LS side Requires setting of in case of PRBS		
30.11.6	LS_TP_VERIF (RXG)	0 = Normal operation (Default 1'b0)			

30.11.5:4	LS_TEST_PATT_SEL[1:0] (RXG)	LS Test Pattern Selection LS_TEST_PATT_SEL[2:0]. Refer Test pattern procedures section for more information. LS_TEST_PATT_SEL[2] is 30.11.11 000 = High Frequency Test Pattern 001 = Low Frequency Test Pattern 010 = Mixed Frequency Test Pattern 011 = CRPAT Long (In 1GKX mode only) 100 = CRPAT Short (In 1GKX mode only) 101 = 2 ⁷ - 1 PRBS pattern (Default 3'b101) 110 = 2 ²³ - 1 PRBS pattern (Default 3'b101) 110 = 2 ³¹ - 1 PRBS pattern For XAUI standard test pattern generation and verification in KR mode, please refer register 1.32770 and 1.32771	
30.11.3	DEEP_REMOTE_LPBK TESTCFG[6] (RXG)	0 = Normal functional mode (Default 1'b0) 1 = Enable deep remote loopback mode Requires setting of LS_TX_ENTEST (30.8.3) and LS_RX_ENTEST (30.8.2) for desired lane on the LS side	
30.11.2	RESERVED PAD_REMOTE_LPBK (RXG)	For TI use only (Default 1'b0) Loopback control. Works in conjunction with DEEP_REMOTE_LPBK. Requires setting of LS_TX_ENTEST (30.8.3) and LS_RX_ENTEST (30.8.2) for desired lane on the LS side {30.11.3, 30.11.2} 00 = Loopback Disabled 01 = Inner loopback with CML drive disabled 10 = Inner loopback with CML driver enabled / Deep remote loopback enabled 11 = Pad loopback	
30.11.1	DEEP_LOCAL_LPBK (RXG)	0 = Normal functional mode (Default 1'b0) 1 = Enable deep local loopback mode	
30.11.0	SHALLOW_LOCAL_LPBK (RXG)	0 = Normal functional mode (Default 1'b0) 1 = Enable shallow local loopback mode	

Table 24: LS_CONFIG_CONTROL

Device Address: 0x1E Register Add		dress:0x000C Default: 0x0330				
Bit(s)	Nai	ne		Description		
30.12.15	RESERVED KR_ALIGN_COD (R)	DE_OVERIDE	For TI use only. (Default 1'b0) Applicable in 10GKR mode only. 0 = Lane align on LS side operates normally as per XAUI standard. Uses /A/ character for lane alignment 1 = Use characters specified in VS_10G_ALIGN_ACODE_P/N instead /A/ character for lane alignment			
30.12.14	RESERVED LS_LN_ALIGN_I (RG)	BYPASS	For TI use only. (Default 1'b0) 0 = Lane align on LS side operates normally(Default 1'b0) 1 = Bypass lane align on LS side			
30.12.13:12	LS_STATUS_CF0	LS_STATUS_CFG[1:0]		ne status to be reflected in LS_STATUS_1 register 0x15 ult 2'b00)	RW	
30.12.9:8	RESERVED LAS_LA_COL_C (G)	FG[1:0]	For TI use only. (Default 2'b11) Minimum distance between align character in Lane alignment slave 00 = 8 01 = 16 1x = 24(Default 2'b11)			
30.12.7:6	RESERVED HS_FINAL_CDR (RXG)	FMULT[1:0]	For TI use only Final HS Serdes C	CDRFMULT value.	RO	

This document contains information about products in development. Divulging information in the document without the express written consent of Texas Instruments is strictly prohibited.





30.12.5	LS_LOS_MASK (G)	0 = LS Serdes LOS status of enabled lanes is used to generate link status 1 = LS Serdes LOS status of enabled lanes is not used to generate link status (Default 1'b1)	RW
30.12.4	LS_PLL_LOCK_MASK (G)	0 = LS Serdes PLL Lock status is used to generate link status 1 = LS Serdes PLL Lock status is not used to generate link status (Default 1'b1)	KW
30.12.2	FORCE_LM_REALIGN (G)	0 = Normal operation (Default 1'b0) 1 = Force lane realignment in Link status monitor	RW/SC
30.12.1:0	RESERVED HS_FINAL_CDRTHR[1:0] (RXG)	For TI use only Final HS Serdes CDRTHR value.	RO

Table 25: CLK_CONTROL

Device Address: 0x1E Registo		Register Ado	dress:0x000D Default: 0x2F80			
Bit(s)	Na	me		Description	Access	
30.13.13	CLKOUT_EN (RXG)			ole. UTx_P/N output to a fixed value. DUTx_P/N output to toggle normally (Default 1'b1)	RW	
30.13.12	CLKOUT_POWE (RXG)	RDOWN		tion (Default 1'b0) DUTx_P/N Power Down.		
30.13.11	RESERVERD ADST_CLK_EN (RXG)	ADST_CLK_EN		For TI use only. Enable clock for the regions after data switch regions on transmit direction. 0 = Disable clock for the regions after data switch regions on transmit direction 1 = Enable clock for the regions after data switch regions on transmit direction (Default 1'b1)		
30.13.10	RESERVERD BDST_CLK_EN (RXG)	BDST_CLK_EN		he regions before data switch regions on transmit direction. for the regions before data switch regions on transmit for the regions before data switch regions on transmit 1'b1)		
30.13.9	RESERVERD ADSR_CLK_EN (RXG)		0 = Disable clock direction	he regions after data switch regions on receive direction. for the regions after data switch regions on receive for the regions after data switch regions on receive direction		
30.13.8	RESERVERD BDSR_CLK_EN (RXG)		0 = Disable clock direction	he regions before data switch regions on receive direction. for the regions before data switch regions on receive for the regions before data switch regions on receive 1'b1)		

30.13.7:4	CLKOUT_DIV[3:0] (RXG)	Output clock divide setting. This value is used to divide selected clock (Selected using CLKOUT_SEL) before giving it out onto respective channel CLKOUTx_P/N. 0000 = Divide by 1 0001 = Divide by 2 RESERVED 0010 = Divide by 4 RESERVED 0011 = Divide by 5 RESERVED 0100 = Divide by 2 0101 = Divide by 4 RESERVED 0110 = Divide by 8 RESERVED 0111 = Divide by 8 RESERVED 0111 = Divide by 10 RESERVED 1000 = Divide by 4 (Default 4'b1000) 1001 = Divide by 8 1010 = Divide by 16 1011 = Divide by 16 1011 = Divide by 5 1101 = Divide by 5 1101 = Divide by 10 1110 = Divide by 10
30.13.3:0	CLKOUT_SEL[3:0] (RXG)	Output clock select. Selected Recovered clock sent out on CLKOUTxP/N pins (Default 4'b0000) 00x0 = Selects Ch A HS recovered byte clock as output clock 00x1 = Selects Ch A HS transmit byte clock as output clock 010x = Selects Ch A HSRX VCO divide by 4 clock as output clock 0110 = Selects Ch A LS recovered byte clock as output clock 0111 = Selects Ch A LS transmit byte clock as output clock 10x0 = Selects Ch B HS recovered byte clock as output clock 10x1 = Selects Ch B HS transmit byte clock as output clock 110x = Selects Ch B HSRX VCO divide by 4 clock as output clock 110x = Selects Ch B LS recovered byte clock as output clock 1110 = Selects Ch B LS recovered byte clock as output clock

Table 26: RESET_CONTROL

Device Address: 0x1E		Register Ado	dress:0x000E	Default: 0x0000		
Bit(s)	Nar	me		Access		
30.14.7	RESERVED ADST_RESET (RXG)		For TI use only. Software datapath reset for the regions after data switch regions on transmit direction. 0 = Normal operation. (Default 1'b0) 1 = Resets ADST portion.			
30.14.6	RESERVED BDST_RESET (RXG)	BDST_RESET		For TI use only. Software datapath reset for the regions before data switch regions on transmit direction. 0 = Normal operation. (Default 1'b0) 1 = Resets BDST portion.		
30.14.5	RESERVED ADSR_RESET (RXG)		For TI use only. Software datapath reset for the regions after data switch regions on receive direction. 0 = Normal operation. (Default 1'b0) 1 = Resets ADSR portion.			
30.14.4	RESERVED BDSR_RESET (RXG)	BDSR_RESET		reset for the regions before data switch regions on receive tion. (Default 1'b0) portion.		

³ After reset bit is set to one, it automatically sets itself back to zero on the next MDC clock cycle.



30.14.3	DATAPATH_RESET (RXG)	Channel datapath reset control. Required once the desired functional mode is configured. 0 = Normal operation. (Default 1'b0) 1 = Resets channel logic excluding MDIO registers. (Resets both Tx and Rx datapath)	
30.14.2	TXFIFO_RESET (G)	Transmit FIFO reset control. Applicable in 10G mode only. Not required in 10GKR mode as 10GKR FIFO is self centering. 0 = Normal operation. (Default 1'b0) 1 = Resets transmit datapath FIFO.	RW SC ⁴
30.14.1	RXFIFO_RESET (G)	Receive FIFO reset control. Applicable in 10G mode only. Not required in 10GKR mode as 10GKR FIFO is self centering. 0 = Normal operation. (Default 1'b0) 1 = Resets receive datapath FIFO.	

Table 27: CHANNEL_STATUS_1

Device Ad	ldress: 0x1E	Register A	ddress:0x000F	Default: 0x0000	
Bit(s)	N	ame		Description	
30.15.15	HS_TP_STATU (XG)	HS_TP_STATUS (XG)		Test Pattern status for High/Low/Mixed/CRPAT test patterns. Valid in 10G/1GKX modes. 1 = Alignment has achieved and correct pattern has been received. Any bit errors are reflected in HS_ERROR_COUNTER register (0x10) 0 = Alignment has not been determined	
30.15.14	LS_ALIGN_STATUS (RXG)		In 1GKX mode, t High/Low/Mixed 1 = Lane alignme 0 = Lane alignme	Lane alignment status In 1GKX mode, this bit reflects test pattern sync status for 1GKX High/Low/Mixed/CRPAT test patterns. 1 = Lane alignment is achieved on the LS side 0 = Lane alignment is not achieved on the LS side	
30.15.13	HS_LOS (RXG)			Loss of Signal Indicator. When high, indicates that a loss of signal condition is detected on HS serial receive inputs	
30.15.12	HS_AZ_DONE (RXG)		Auto zero complete indicator. When high, indicates auto zero calibration is complete		
30.15.11	HS_AGC_LOCKED (RXG)		Adaptive gain control loop lock indicator. When high, indicates AGC loop is in locked state		RO/LL
30.15.10	HS_CHANNEI (RXG)	HS_CHANNEL_SYNC (RXG)		Channel synchronization status indicator. When high, indicates channel synchronization has achieved	
30.15.9	RESERVED HS_ENCODE_ (RXG)	HS_ENCODE_INVALID		der is enabled and during I/CRPAT test pattern generation, ates encoder received an invalid control word.	RO/LH
30.15.8	HS_DECODE_INVALID (RXG)		Valid when decoder is enabled and during CRPAT test pattern verification. When high, indicates decoder received an invalid code word, or a 8b/10b disparity error. In functional mode, number of DECODE_INVALID errors are reflected in HS_ERROR_COUNTER register (0x10)		
30.15.7	TX_FIFO_UNDERFLOW (RG)		Not applicable in 1GKX mode. When high, indicates underflow has occurred in the transmit datapath (CTC) FIFO.		
30.15.6	TX_FIFO_OVI	ERFLOW		GKR and 10G modes indicates overflow has occurred in the (CTC) FIFO. In 1GKX mode, indicates transmit FIFO is	

⁴ After reset bit is set to one, it automatically sets itself back to zero on the next MDC clock cycle.



30.15.5	RX_FIFO_UNDERFLOW (RG)	Not applicable in 1GKX mode. When high, indicates underflow has occurred in the receive datapath (CTC) FIFO.	
30.15.4	RX_FIFO_OVERFLOW (RXG)	When high, in 10GKR and 10G modes indicates overflow has occurred in the receive datapath (CTC) FIFO. In 1GKX mode, indicates receive FIFO is reset.	
30.15.3	RX_LS_OK (G)	Receive link status indicator from system side. Applicable in 10G mode only When high, indicates receive link status is achieved on the system side Mapped to input pin invert of LS_OK_IN_x of respective channel	
30.15.2	TX_LS_OK (G)	Link status indicator from Lane alignment/Link training slave inside TLK10232 When high, indicates 10G Link align achieved sync and alignment Inverted Raw status signal sent out through output pin LS_OK_OUT_x of respective channel	RO/LL
30.15.1	LS_PLL_LOCK (RXG)	LS Serdes PLL lock indicator When high, indicates LS Serdes PLL achieved lock to the selected incoming REFCLK0/1_P/N	
30.15.0	HS_PLL_LOCK (RXG)	HS Serdes PLL lock indicator When high, indicates HS Serdes PLL achieved lock to the selected incoming REFCLK0/1_P/N	

Table 28: HS_ERROR_COUNTER

Device Address: 0x1E Registe		Register Ad	dress:0x0010	Default: 0xFFFD	
Bit(s)	Name			Description	
30.16.15:0	HS_ERR_COUNT[15:0] (RXG)		(includes disparity register also clear In 10GKR mode, In HS test pattern test pattern select When PRBS_EN	le, this counter reflects number of invalid code words y errors) received by decoder. In 10GKR mode, reading this s value in 3.33.7:0. default value for this register is 16'h0000. verification mode, this counter reflects error count for the ed through 30.11.10:8 pin is set, this counter reflects error count for selected unter value cleared to 16'h0000 when read.	COR

Table 29: LS_LN0_ERROR_COUNTER

Device Address: 0x1E		Register Address:0x0011		Default: 0xFFFD	
Bit(s)	Name		Description		Access
30.17.15:0	LS_LN0_ERR_COUNT[15:0] (RXG)		code words (inclu In 10G functional (includes disparity In LS test pattern test pattern selecte	ter functional modes, this counter reflects number of invalid des disparity errors) received by decoder mode, this counter reflects number of invalid code words y errors) received by decoder in lane alignment slave. verification mode, this counter reflects error count for the ed through 30.11.5:4 ared to 16'h0000 when read.	COR

Table 30: LS_LN1_ERROR_COUNTER

Device Address: 0x1E Register Add		dress:0x0012	Default: 0xFFFD		
Bit(s)	Name			Description	Access





30.18.15:0	LS_LN1_ERR_COUNT[15:0] (RG)	Lane 1 Error counter In 10GKR functional mode, this counter reflects number of invalid code words (includes disparity errors) received by decoder In 10G functional mode, this counter reflects number of invalid code words (includes disparity errors) received by decoder in lane alignment slave. In LS test pattern verification mode, this counter reflects error count for the test pattern selected through 30.11.5:4 Counter value cleared to 16'h0000 when read.	COR
------------	--------------------------------	--	-----

Table 31: LS_LN2_ERROR_COUNTER

Device Address: 0x1E Register		Register Ad	dress:0x0013	Default: 0xFFFD	
Bit(s)	Name		Description		Access
30.19.15:0	LS_LN2_ERR_COUNT[15:0] (RG)		words (includes d In 10G functional (includes disparity In LS test pattern test pattern selecte	onal mode, this counter reflects number of invalid code isparity errors) received by decoder mode, this counter reflects number of invalid code words y errors) received by decoder in lane alignment slave. verification mode, this counter reflects error count for the ed through 30.11.5:4 ared to 16'h0000 when read.	COR

Table 32: LS_LN3_ERROR_COUNTER

Device Address: 0x1E		Register Address:0x0014		Default: 0xFFFD	
Bit(s)	Name		Description		Access
30.20.15:0	LS_LN3_ERR_COUNT[15:0] (RG)		words (includes d In 10G functional (includes disparity n LS test pattern v test pattern selector	onal mode, this counter reflects number of invalid code isparity errors) received by decoder mode, this counter reflects number of invalid code words of errors, received by decoder in lane alignment slave. The verification mode, this counter reflects error count for the ed through 30.11.5:4 ared to 16'h0000 when read.	COR

Table 33: LS_STATUS_1

Device Address: 0x1E Register Addre		ess:0x0015	Default: 0x0000		
Bit(s)	N	lame		Description	Access
30.21.15	RESERVED LAM_ ALIGN_SEQ_ST (G)		For TI use only. LAM Lane align sequence state. Applicable in 10G mode only. 0 = Sending normal traffic 1 = Sending lane align sequence		RO
30.21.14:12	RESERVED LS_LN_ALIGN_STATE[2:0] (RG)		For TI use only. LS Lane alignment state		RO
30.21.11	LS_INVALID_DECODE (RXG)		LS Invalid decode error for selected lane. Lane can be selected through LS_STATUS_CFG[1:0] (Register 30.12). Error count for each lane can also be monitored through respective LS_LNx_ERR_COUNT registers		RO/LH
30.21.10	LS_LOS (RXG)		receive inputs fo	ndicator. cates that a loss of signal condition is detected on LS serial or selected lane. Lane can be selected through [FG[1:0] (Register 30.12)	RO/LH





30.21.9	LS_LN_ALIGN_FIFO_ERR (RG)	LS Lane alignment FIFO error status 1 = Lane alignment FIFO on LS side has error 0 = Lane alignment FIFO on LS side has no error	RO/LH
30.21.8	LS_CH_SYNC_STATUS (RXG)	LS Channel sync status for selected lane. Lane can be selected through LS_STATUS_CFG[1:0] (Register 30.12)	RO/LL
30.21.7:4	RESERVED LS_CH_SYNC_STATE[3:0] (RXG)	For TI use only. LS Channel sync state for selected lane. Lane can be selected through LS_STATUS_CFG[1:0] (Register 30.12). In 10GKR and 10G modes, [6:4] reflects 3 bit LS sync state. In 1GKX mode, [7:4] reflects 4 bit LS sync state. [7] always reads 0 in 10GKR and 10G modes.	RO
30.21.3:0	LS_CHSYNC_ROT[3:0] (RXG)	Channel synchronization pointer on LS side. Required for latency measurement function. See Latency Measurement function section for more details.	RO

Table 34: HS_STATUS_1

Device Address: 0x1E Register Ad		ldress:0x0016 Default: 0x0000				
Bit(s)	Nar	ne		Description	Access	
30.22.15	RESERVED LS_PLL_LOCK_R (RXG)		from LS serdes.	LS Serdes PLL lock indicator. This is raw PLL LOCK status signal coming from LS serdes. When high, indicates LS Serdes PLL achieved lock to the selected incoming		
30.22.14	RESERVED HS_PLL_LOCK_R (RXG)		from HS serdes.	ck indicator. This is raw PLL LOCK status signal coming ates HS Serdes PLL achieved lock to the selected incoming	RO	
30.22.13	RESERVED LS_PLL_LOCK_SYNC_LL (RXG)		For TI use only. LS Serdes PLL lock indicator. This LL signal is generated from sync'ed version of raw PLL LOCK status signal coming from LS serdes. When high, indicates LS Serdes PLL achieved lock to the selected incoming REFCLK0/1 P/N		RO/LL	
30.22.12	RESERVED HS_PLL_LOCK_SYNC_LL (RXG)		version of raw PL When high, indica REFCLK0/1_P/N	ck indicator. This LL signal is generated from sync'ed L LOCK status signal coming from HS serdes. ttes HS Serdes PLL achieved lock to the selected incoming	RO/EE	
30.22.8	RESERVED RM_IDLE_COL_FOUND (G)		For TI use only. Applicable in 100 When HIGH, indiwrite side.	mode only. cates 10g rate match FIFO has found IDLE column on its	RO/LH	
30.22.7	RESERVED HS_CH_SYNC_STATE[3] (X)			7] reflects bit 4 of HS sync state. 10GKR and 10G modes.	RO	
30.22.6:4	HS_KR_CH_SYNC_ROT[6:4] HS_CH_SYNC_STATE[2:0] (RXG)		latency measurem more details. In 10GKR mode, Channel synchron In 10G mode, [6:4]	ization pointer on HS side in 10GKR mode. Required for ent function. See Latency Measurement function section for [6:4] reflects 3 MSB's of 7 bit HS sync rotation. ization state on HS side in 1GKX and 10G modes. If reflects 3 bit HS sync state. 6:4] reflects 3 LSB's of 4 bit HS sync state.		



HE VE ON SVAIG POTES		Channel synchronization pointer on HS side. Required for latency measurement function. See Latency Measurement function section for more	
30.22.3:0	HS_KR_CH_SYNC_ROT[3:0] (RXG)	details. In 10GKR mode, reflects 4 LSB's of 7 bit HS sync rotation. In 10G and 1GKX modes, reflects 4 bit HS sync rotation.	

Table 35: DST_CONTROL_1

Device Address: 0x1E Register Add		dress:0x0017 Default: 0x2000				
Bit(s)	Na	me		Description		Access
30.23.15	RESERVED (RXG)		For TI use only (D	Default 1'b0)		RW
30.23.14	RESERVED (RXG)		For TI use only (D	Default 1'b0)		
30.23.13	RESERVED DST_FIFO_FLUS (RXG)	SH_EN	For TI use only (D 1 = Enable auto FI 0 = Normal operat	IFO flush through data swite	ch on the transmit side	
30.23.12	DST_PIN_SW_EN (RXG) DST_PIN_SW_SRC_1[1:0] (RXG)		switch. Requires s PRTAD0_PIN_EN	itch feature using top level petting PRTADO_PIN_EN to N_SEL to control applicable witch feature. Only MDIO so	high and setting	
30.23.11:10			Applicable when top level pin (PRTAD0) is assigned to control transmit dataswitch source input and if PRTAD0 is HIGH. 00 = Select same channel LS input(Default 2'b00) 01 = Select same channel HS input 10 = Select alternate channel LS input			
30.23.9:8	DST_PIN_SW_SI (RXG)	RC_0[1:0]	11 = Select alternate channel HS output Applicable when top level pin (PRTAD0) is assigned to control transmit dataswitch source input and if PRTAD0 is LOW. 00 = Select same channel LS input(Default 2'b00) 01 = Select same channel HS input 10 = Select alternate channel LS input 11 = Select alternate channel HS output			
30.23.7	DST_OFF_SEL (RX)			KR & KX modes. Selects	Match DST_OFF_CHAR specified in 30.32811 IDLE (Either /I1/ or /I2/)	
30.23.6	DST_ON_SEL (RX)		Applicable only ir condition (Default DST_OFF_SEL 1 0	KR & KX modes. Selects (17b0) KR	Match DST_ON_CHAR specified in 30.32810 IDLE (Either /I1/ or /I2/)	
30.23.5	DST_STUFF_SEI	L	Applicable only ir during data switch DST_STUFF_SE 1 0	n KR & KX modes. Selects (ning(Default 1'b0)	data pattern to stuff the output KX /V/ Error propagation (K30.7) //2/	-





		For TI use only (Default 5'b00000)	
	RESERVED	Manual data switch control.	
30.23.4:0	DST FORCE SEL[4:0]	When DST_FORCE_SEL [4] is 1'b1, EN[3:0] value is equal to	
30.23.4.0	(RXG)	DST_FORCE_SEL [3:0]	
	(KAU)	When DST_FORCE_SEL [4] is 1'b0, EN[3:0] value is set through data-switch	
		control logic	

Table 36: DST_CONTROL_2

Device Address: 0x1E Register Add		dress:0x0018		Default: 0x0C20		
Bit(s)	Nai	me		Description		Access
30.24.15:14	DST_DATA_SRC_SEL[1:0] (RXG)		Data selection for transmit data switch source input. Applicable when DST_PIN_SW_EN is LOW. 00 = Select same channel LS input(Default 2'b00) 01 = Select same channel HS input 10 = Select alternate channel LS input 11 = Select alternate channel HS output			
30.24.13:12	DST_DATA_SW_MODE[1:0] (RXG)		Selects condition t (Default 2'b00) 00 01 10	O trigger data switch for the OFF condition Wait for OFF trigger Any data Any data Wait for OFF trigger	ON condition Wait for ON trigger Wait for ON trigger Any data Any data	RW
30.24.11:8	RESERVED DST_GAP[3:0] (RXG)		For TI use only (Default 4'b1100) Selects number of clock cycles of gap added during data switch. Recommended provision values are KR/KX modes: 2 10G mode: 6 If the gap is set to 0 or 1, the resultant gap still has 2 clock cycles			
30.24.7:0	DST_MASK_CYO (RXG)	CLES[7:0]		Duration of clock cycles that the data-switch output data is masked with the data pattern selected through DST_STUFF_SEL. (Default 8'b0010_0000)		

Table 37: DSR_CONTROL_1

Device A	Address: 0x1E	Register Ad	dress:0x0019	Default: 0x2500	
Bit(s)	Name			Description	
30.25.15	RESERVED (RXG)		For TI use only (I	For TI use only (Default 1'b0)	
30.25.14	RESERVED (RXG)		For TI use only (Default 1'b0)		
30.25.13	RESERVED DSR_FIFO_FLUSH_EN (RXG)		For TI use only (Default 1'b1) I = Enable auto FIFO flush through data switch on the receive side 0 = Normal operation		
30.25.12	DSR_PIN_SW_EN (RXG)		switch. Requires a PRTAD0_PIN_E	ritch feature using top level pin. Ignore MDIO software setting PRTAD0_PIN_EN to high and setting N_SEL to control applicable channel Rx data switch. witch feature. Only MDIO software switch is used (Default	



30.25.11:10	DSR_PIN_SW_SRC_1[1:0] (RXG)	switch source input of the source of the sou	and if PRTAD0 is HIGH. annel LS input annel HS input(Default 2'b channel LS input channel HS output		
30.25.9:8	DSR_PIN_SW_SRC_0[1:0] (RXG)	Applicable when top level pin (PRTAD0) is assigned to control receive data- switch source input and if PRTAD0 is LOW. 00 = Select same channel LS input 01 = Select same channel HS input(Default 2'b01) 10 = Select alternate channel LS input 11 = Select alternate channel HS output			
		condition (Default 1			
30.25.7	DSR_OFF_SEL (RX)	DSR_OFF_SEL	KR Local Fault (0x0100009c)	Match DSR_OFF_CHAR specified in 30.32814	
		0	IDLE (0x07 on all lanes)	IDLE (Either /I1/ or /I2/)	
		Applicable only in KR & KX modes. Selects data pattern to trigger ON condition (Default 1'b0)			
30.25.6	DSR_ON_SEL (RX)	DSR_ON_SEL	KR Local Fault (0x0100009c)	Match DSR_ON_CHAR specified in 30.32813	
		0	IDLE (0x07 on all lanes)	IDLE (Either /I1/ or /I2/)	
		during data switchin	g(Default 1'b0)	ata pattern to stuff the output	
30.25.5	DSR_STUFF_SEL (RX)	DSR_STUFF_SEL	Local Fault (0x0100009c)	/V/ Error propagation (K30.7)	
		0	IDLE (0x07 on all lanes)	/I2/ (/K28.5/D16.2/)	
30.25.4:0	RESERVED DSR_FORCE_SEL[4:0] (RXG)	DSR_FORCE_SEL	control. E_SEL [4] is 1'b1, EN[3:0]		

Table 38: DSR_CONTROL_2

Device Address: 0x1E Register Addr		ress:0x001A Default: 0x4C20				
Bit(s)	Name			Description		
30.26.15:14	DSR_DATA_SRC_SEL[1:0] (RXG)		Data selection for DST_PIN_SW_E 00 = Select same 01 = Select alterna 11 = Select alterna 11 = Select alterna 12 = Select alterna 13 = Select alterna 14 = Select alterna 15 = Select alterna 15 = Select alterna 16 = Select alterna 17 = Select alterna 17 = Select alterna 17 = Select alterna 17 = Select alterna 18 = Select alter	RW		
30.26.13:12	DSR_DATA_SW. (RXG)	_MODE[1:0]	Selects condition (Default 2'b00) 00 01 10 11	OFF condition Wait for OFF trigger Any data Any data Wait for OFF trigger	ON condition Wait for ON trigger Wait for ON trigger Any data Any data	





30.26.11:8	RESERVED DSR_GAP [3:0] (RXG)	For TI use only (Default 4'b1100) Selects number of clock cycles of gap added during data switch. Recommended provision values are KR/KX modes: 2 10G 4 ln mode: 4 10G 2 ln mode: 6 10G 1 ln mode: 11 If the gap is set to 0 or 1, the resultant gap still has 2 clock cycles	
30.26.7:0	DSR_MASK_CYCLES[7:0] (RXG)	Duration of clock cycles that the data-switch output data is masked with the data pattern selected through DST_STUFF_SEL. (Default 8'b0010_0000)	

Table 39: DATA_SWITCH_STATUS

Device Address: 0x1E		Register Add	lress:0x001B	Default: 0x1020		
Bit(s)	Nar	ne		Description	Access	
30.27.15:12	DST_EN[3:0] (RXG)		Source input data selection status on transmit side. 0001 = Same channel LS data 0010 = Same channel HS data 0100 = Alternate channel HS data 1000 = Alternate channel HS data		RO	
30.27.11	DST_SW_PENDII (RXG)	NG	When HIGH, inditransmit side base			
30.27.10	DST_SW_DONE (RXG)		When HIGH, indicates data switching event has occurred in the transmit side based on selected data source input			
30.27.9	DST_ON (RXG)			icator from transmit data switch. cates an ON condition has occurred in transmit data switch.	. RO/LH	
30.27.8	DST_OFF (RXG)		OFF condition indicator from transmit data switch. When HIGH, indicates an OFF condition has occurred in transmit data switch.			
30.27.7:4	DSR_EN[3:0] (RXG)		Source input data 0001 = Same char 0010 = Same char 0100 = Alternate 1000 = Alternate	RO		
30.27.3	DSR_SW_PENDII (RXG)	NG	When HIGH, indicates data switching event is pending to be completed in the receive side based on selected data source input			
30.27.2	DSR_SW_DONE (RXG)		When HIGH, indicates data switching event has occurred in the receive side based on selected data source input			
30.27.1	DSR_ON (RXG)	ON condition indicator from receive data switch. When HIGH, indicates an ON condition has occurre		icator from receive data switch. cates an ON condition has occurred in receive data switch.	RO/LH	
30.27.0	DSR_OFF (RXG)			licator from receive data switch. cates an OFF condition has occurred in receive data switch.		

Table 40: LS_CH_CONTROL_1

Device Address: 0x1E Register Add		dress:0x001C	Default: 0x0000		
Bit(s)	Na	me		Description	Access





30.28.6	RESERVED LS_CHSYNC_JOG_PULSE (RG)	For TI use only (Default 1'b0) Applicable only if LS_CHSYNC_JOG_EN and LS_CHSYNC_FORCE_SYNC are 1 Lane can be selected in LS_SERDES_CONTROL_1. 0 = Normal operation (Default 1'b0) 1 = Moves current alignment by 1 bit	RW/SC
30.28.5	RESERVED LS_CHSYNC_FORCE_SYNC (RG)	For TI use only (Default 1'b0) Lane can be selected in LS_SERDES_CONTROL_1. 0 = Keep byte alignment determined by ch sync state machine (Default 1'b0) 1 = Force byte alignment to 9 unless LS_CHSYNC_JOG_EN is 1	
30.28.4	RESERVED LS_CHSYNC_JOG_EN (RG)	For TI use only (Default 1'b0) Lane can be selected in LS_SERDES_CONTROL_1. 0 = Disable manual jog function (Default 1'b0) 1 = Enable manual jog function	
30.28.3	RESERVED LS_ENC_BYPASS (RXG)	For TI use only (Default 1'b0) Lane can be selected in LS_SERDES_CONTROL_1. 1 = Bypass Encoder on LS side on selected lane. 0 = Bypass Encoder on LS side on selected lane (1'b0)	
30.28.2	RESERVED LS_DEC_BYPASS (RXG)	For TI use only (Default 1'b0) Lane can be selected in LS_SERDES_CONTROL_1. 1 = Bypass Decoder on LS side on selected lane. 0 = Bypass Decoder on LS side on selected lane (1'b0)	RW
30.28.1:0	LS_CH_SYNC_HYS_SEL[1:0] (RG)	LS Channel synchronization hysteresis selection for selected lane. Lane can be selected in LS_SERDES_CONTROL_1. 00 = The channel synchronization, when in the synchronization state, performs the Ethernet standard specified hysteresis to return to the LOS state (Default 2'b00) 01 = A single 8b/10b invalid decode error or disparity error causes the channel synchronization state machine to immediately transition from sync to LOS 10 = Two adjacent 8b/10b invalid decode errors or disparity errors cause the channel synchronization state machine to immediately transition from sync to LOS 11 = Three adjacent 8b/10b invalid decode errors or disparity errors cause the channel synchronization state machine to immediately transition from sync to LOS	

Table 41: HS_CH_CONTROL_1

Device Address: 0x1E Register		Register Ad	dress:0x001D	Default: 0x0000	
Bit(s)	Na	me		Description	Access
30.29.15	RESERVED IPG_MANAGER_BYPASS (R)		V 1		RW
30.29.14	RESERVED IPG_CHECKER_BYPASS (R)		V 1		_
30.29.13	REFCLK_FREQ_SEL_1 (RX)		modes only. When RATE settings cardinal settings	equency selection MSB. Applicable in 10GKR/1GKX in set, HS_PLL_MULT, LS_MPY and HS/LS TX/RX in be set through related control bits specified in registers LT, LS_MPY and HS/LS TX/RX RATE are set end on input REFCLK frequency as specified in SEL_0(30.29.12) (Default 1'b0) if HS_PLL_MULT, LS_MPY and HS/LS TX/RX RATE to be set automatically.	






30.29.12	REFCLK_FREQ_SEL_0 (RXG)	Input REFCLK frequency selection LSB. Applicable in 10GKR/1GKX modes only and when REFCLK_FREQ_SEL_1(30.29.13) is set to 1. 0 = Set this value if REFCLK frequency is 156.25 Mhz (Default 1'b0) 1 = Set this value if REFCLK frequency is 312.5 Mhz	
30.29.11	RX_CTC_BYPASS (RX)	Applicable in 10GKR, 1GKX modes only 0 = Normal operation. (Default 1'b0) 1 = Disables RX CTC operation.	
30.29.10	TX_CTC_BYPASS (RX)	Applicable in 10GKR, 1GKX modes only 0 = Normal operation. (Default 1'b0) 1 = Disables TX CTC operation.	
30.29.7	RESERVED HS_CHSYNC_FORCE_SYNC_DI SABLE (G)	For TI use only (Default 1'b0) Applicable in 10G mode only. 0 = Enable forced sync of HS channel synchronization in 1ln mode 1 = Disable forced sync of HS channel synchronization in 1ln mode	RW
30.29.6	RESERVED HS_CHSYNC_JOG_PULSE (G)	For TI use only (Default 1'b0) Applicable only if HS_CHSYNC_JOG_EN and HS_CHSYNC_FORCE_SYNC are 1 0 = Normal operation (Default 1'b0) 1 = Moves current alignment by 1 bit	RW/SC
30.29.5	RESERVED HS_CHSYNC_FORCE_SYNC (G)	For TI use only (Default 1'b0) 0 = Keep byte alignment determined by ch sync state machine (Default 1'b0) 1 = Force byte alignment to 9 unless HS_CHSYNC_JOG_EN is 1	
30.29.4	RESERVED HS_CHSYNC_JOG_EN (G)	For TI use only (Default 1'b0) 0 = Disable manual jog function (Default 1'b0) 1 = Enable manual jog function	
30.29.3	HS_ENC_BYPASS (RXG)	0 = Normal operation. (Default 1'b0) 1 = Disables 8B/10B encoder on HS side.	
30.29.2	HS_DEC_BYPASS (RXG)	0 = Normal operation. (Default 1'b0) 1 = Disables 8B/10B decoder on HS side.	
30.29.1:0	HS_CH_SYNC_HYSTERESIS[1:0] (RXG)	Channel synchronization hysteresis control on the HS receive channel. 00 = The channel synchronization, when in the synchronization state, performs the Ethernet standard specified hysteresis to return to the unsynchronized state (Default 2'b00) 01 = A single 8b/10b invalid decode error or disparity error causes the channel synchronization state machine to immediately transition from sync to unsync 10 = Two adjacent 8b/10b invalid decode errors or disparity errors cause the channel synchronization state machine to immediately transition from sync to unsync 11 = Three adjacent 8b/10b invalid decode errors or disparity errors cause the channel synchronization state machine to immediately transition from sync to unsync	RW

Table 42: EXT_ADDRESS_CONTROL

Device Address: 0x1E		Register Address:0x001E		Default: 0x0000	
Bit(s)	Name			Description	Access
30.30.15:0	EXT_ADDR_CONTROL[15:0] (XG)		extended register	use 22 mode only. This register should be written with the address to be written/read. Contents of address written in e accessed from Reg 31 (0x001F). (Default 16'h0000)	RW

Table 43: EXT_ADDRESS_DATA

Device Address: 0x1E Register Add		dress:0x001F	Default: 0x0000		
Bit(s)	Nai	ne		Description	Access









30.31.15:0	EXT_ADDR_DATA[15:0] (XG)	Applicable in Clause 22 mode only. This register contains the data associated with the register address written in Register 30 (0x001E)	RW
------------	-----------------------------	---	----





Below registers can be accessed directly through Clause 45 and indirectly through Clause 22. Contains mode specific control/status registers and implemented per channel basis.

Table 44: TI_RESERVED_CONTROL(VS_10G_FIFO_CONTROL_1)

Device Address: 0x1E Register Add		dress: 0x8000			Default: 0	x04C0		
Bit(s)	N	ame			Description	on		Access
30.32768.11	RESERVED RM_FIFO_CTC_BYPASS (G)		For TI use only (Default 1'b0) Applicable only when RATE_MATCH_FIFO_SEL = 1. I = Bypass CTC functionality in RATE MATCH FIFO 0 = CTC function enabled (1'b0)					
30.32768.10:8	RESERVED RM_FIFO_DEI	PTH_SEL[2:0]	For TI use only (I Applicable only (I depth.) 1xx = 32 Deep (I 011 = 24 deep 010 = 16 deep 001 = 12 deep 000 = 8 deep (no	when RATE_I	MATCH_FI	FO_SEL = 1. Se	elects CTC FIFO	RW
30.32768.7:6	RESERVED RM_FIFO_WN (G)	1K_SEL[1:0]	11 10 01	when RATE_l	MATCH_FI	FO_SEL = 1. Se	12/8 NA	
30.32768.5	RESERVED RATE_MATCI (G)	H_FIFO_SEL	For TI use only (1) 1 = Selects rate m 0 = Selects regular	natch FIFO on	RX side(De	efault 1'b0)		

Table 45: TI_RESERVED_CONTROL(VS_10G_RM_FIFO_SKIP_CHAR)

Device Address: 0x1E Register Ad		dress: 0x8001	Default: 0x0207		
Bit(s)	Bit(s) Name			Description	Access
30.32769.9:0	RESERVED RM_FIFO_SKIP_CHAR[9:0] (G)		For TI use only (I 10 bit word to be 10'h207)	Default 10'h207) matched for insertion/deletion in Rate match FIFO (Default	RW

Table 46: TI_RESERVED_CONTROL(VS_10G_RM_FIFO_ERROR_CODE)

Device Address: 0x1E		Register Address: 0x8002		Default: 0x02FE	
Bit(s)	Name			Description	Access
	RESERVED		For TI use only (Default 10'h2FE)		
30.32770.9:0	RM_FIFO_ERROR_CODE[9:0]		10 bit word to be sent when LF or FIFO collision is detected in Rate match		RW
	(G)		FIFO (Default 10'h2FE)		

Table 47: VS_10G_LN_ALIGN_ACODE_P

	Device Address: 0x1E	Register Address: 0x8003	Default: 0x0283
--	----------------------	--------------------------	-----------------





Bit(s)	Name	Description	Access
30.32771.9:0	LN_ALIGN_ACODE_P[9:0] (G)	10 bit Alignment character to be matched (Default 10'h283)	RW

Table 48: VS_10G_LN_ALIGN_ACODE_N

Device Address: 0x1E Register Ad		dress: 0x8004	Default: 0x017C		
Bit(s)	Name		Description		Access
30.32772.9:0	LN_ALIGN_ACODE_N[9:0] (G)		10 bit Alignment	character to be matched (Default 10'h17C)	RW

Table 49: TI_RESERVED_CONTROL (VS_10G_LAS_REPLACE_CONTROL_1)

Device Address: 0x1E Register		Register Ado	dress: 0x8005	Default: 0x0000	
Bit(s)	Name			Description	
	RESERVED		For TI use only (I	Default 1'b0)	
30.32773.14	LAS_XAUI_SM_EN		0 = Normal opera	0 = Normal operation (Default 1'b0)	
	(G)		1 = Make LAS lar		
			For TI use only (I		
	RESERVED		00 = Marker insertion in lane 0 (Default 2'b00)		
30.32773.13:12	LAS_MARKED_LANE[1:0]		01 = Marker insertion in lane 1		RW
	(G)	(G)		10 = Marker insertion in lane 2	
			11 = Marker insertion in lane 3		
	RESERVED		For TI use only (Default 10'h000)		
30.32773.9:0	LAS_MARKEI	LAS_MARKER[9:0]		10 bit marker character to insert in place of LAS_REPLACE_CHAR	
	(G)		character (Default	10'h000)	

Table 50: TI_RESERVED_CONTROL (VS_10G_LAS_REPLACE_CONTROL_2)

Device Address: 0x1E Register Add		dress: 0x8006	Default: 0x0000		
Bit(s)	N	ame		Description	Access
30.32774.15	LAS_REPLACE_EN (G)			Default 1'b0) cter replacement (Default 1'b0) ter replacement by replacing LAS_REPLACE_CHAR with	
30.32774.14:12	RESERVED LAS_REPLAC	Columbia			RW
30.32774.9:0	RESERVED LAS_REPLAC	E_CHAR[9:0]		be replaced by LAS_MARKER character (Default	





Table 51: TI_RESERVED_CONTROL (VS_10G_LAM_REPLACE_CONTROL_1)

Device Address: 0x1E Register Ad		dress: 0x8007	Default: 0x8000		
Bit(s)	Name			Description	Access
30.32775.15	$RX_REORDER_BYPASS$ $0 = N$		For TI use only (I 0 = Normal opera 1 = Bypass Rx-red		
30.32775.14	RESERVED LAM_MANUAL_REORDER (G)		For TI use only (I 0 = Detect marker 1 = Ignore marker		
30.32775.13:12	RESERVED LAM_MARKED_LANE[1:0] (G)		For TI use only (Default 2'b00) 00 = Marker in lane 0 (Default 2'b00) 01 = Marker in lane 1 10 = Marker in lane 2 11 = Marker in lane 3		RW
30.32775.9:0	RESERVED LAM_MARKER[9:0] (G)		For TI use only (I	Default 10'h000) racter to match and replace (Default 10'h000)	

Table 52: TI_RESERVED_CONTROL (VS_10G_LAM_REPLACE_CONTROL_2)

Device Address: 0x1E Reg		Register Ad	dress: 0x8008	Default: 0x0000	
Bit(s)	N	Name		Description	
30.32776.15	RESERVED LAM_JOG_PULSE (G)		For TI use only (Default 1'b0) 0 = Normal operation(Default 1'b0) 1 = Moves current alignment by 1 bit. Applicable only after LAM_JOG_SEL is set		RW/SC
30.32776.14	RESERVED LAM_REPLACE_EN (G)		For TI use only (Default 1'b0) 0 = Disable character replacement (Default 1'b0) 1 = Enable character replacement by replacing LAM_MARKER with LAM_REPLACE_CHAR		
30.32776.13	RESERVED LAM_SEND_A (G)	LAM_SEND_A_EN		For TI use only (Default 1'b0) 0 = K followed by lane align sequence in LA master (Default 1'b0) 1 = K, A followed by lane align sequence in LA master.	
30.32776.12	RESERVED LAM_JOG_SE (G)	L		Default 1'b0) OK_IN) as jog_control (Default 1'b0) OK_PULSE as jog control	
30.32776.9:0	RESERVED LAM_REPLAC	CE_CHAR[9:0]	For TI use only (Default 10'h000) 10 bit character used to replace LAM_MARKER character (Default 10'h000)		

Table 53: TI_RESERVED_CONTROL (VS_10G_TX_SCR_CONTROL)

Device Address: 0x1E Regist		Register Ado	dress: 0x8009	Default: 0xFC00	
Bit(s)	Name		Description		Access
30.32777.15:8	RESERVED TX_SCR_INIT_P3[7:0] (G)		For TI use only (I 8 bit pattern 3 to i	RW	
30.32777.7:6	RESERVED TX_SCR_FORCE_CTRL[1:0] (G)			Default 2'b00) selected as scrambler input when B_DATA_EN is enabled	



Dual Channel Multi-Rate Transceiver

Preliminary Datasheet Revision 0.8

30.32777.5	RESERVED TX_SCR_FORCE_DATA_EN (G)	For TI use only (Default 1'b0) 1 = When 20 bit scrambler is enabled, selects 20 bit data set through TX_SCR_SEED[20:1] as scrambler input. When 16 bit scrambler is enabled, selects 16 bit data set through TX_SCR_FORCE_DATA and 2 bit control set through TX_SCR_FORCE_CTRL as scrambler input 0 = Normal operation. Datapath data selected as scrambler input(Default 1'b0)	
30.32777.4	RESERVED TX_SCR_FORCE_1BIT_ERRO R (G)	For TI use only (Default 1'b0) 1 = Enable error injection in scrambler 0 = Normal operation. No error injection. (Default 1'b0)	RW/SC
30.32777.3	RESERVED TX_SCR_PRBS_INVERT (G)	For TI use only (Default 1'b0) Valid only when core RPBS mode is enabled I = Inverts core PRBS pattern output 0 = Normal operation (Default 1'b0)	
30.32777.2	RESERVED TX_SCR_20_MODE (G)	For TI use only (Default 1'b0) Valid only when 20 bit scrambler is enabled through 30.32777.1 1 = Select core PRBS generation on transmit side. PRBS seed can be set through 30.32780 and 30.32781. For PRBS ⁷ pattern, set TX_SCR_POLY[31:0] to 32'h0000_00C0 For PRBS ²³ pattern, set TX_SCR_POLY[31:0] to 32'h0084_0000 For PRBS ³¹ pattern, set TX_SCR_POLY[31:0] to 32'h9000_0000 0 = Select self-synchronous scrambler on transmit side (Default 1'b0)	RW
30.32777.1	RESERVED TX_SCR_20_EN (G)	For TI use only (Default 1'b0) 1 = Enable 20 bit scrambler (post-encoder) on transmit side(Default 1'b0) 0 = Disable 20 bit scrambler (post-encoder) on transmit side	
30.32777.0	RESERVED TX_SCR_16_EN (G)	For TI use only (Default 1'b0) 1 = Enable 16 bit scrambler (pre-encoder) on transmit side. Seed can be set through 30.32780 and 30.32781 (Default 1'b0) 0 = Disable 16 bit scrambler (pre-encoder) on transmit side	

Table 54: TI_RESERVED_CONTROL (VS_10G_TX_SCR_PATT_CONTROL)

Device Address: 0x1E Regi		Register Add	lress: 0x800A	Default: 0xBC3C	
Bit(s)	Name		Description		Access
30.32778.15:8	RESERVED TX_SCR_INIT_P2[7:0] (G)		For TI use only (Default 8'hBC) 8 bit pattern 3 to initialize selected 16 or 20 bit scrambler (Default 8'hBC)		DW
30.32778.7:0	RESERVED TX_SCR_INIT_P1[7:0] (G)		For TI use only (I 8 bit pattern 3 to i	Default 8'h3C) nitialize selected 16 or 20 bit scrambler (Default 8'h3C)	RW

Table 55: TI_RESERVED_CONTROL (VS_10G_TX_SCR_FORCE_DATA)

Device Address: 0x1E Register Add		lress: 0x800B	Default: 0x0000		
Bit(s)	Name		Description		Access
	RESERVED		For TI use only (I	Default 16'h0000)	
30.32779.15:0	TX_SCR_FORCE_DATA[15:0]		15 data selected as scrambler input when TX_SCR_FORCE_DATA_EN is		RW
	(G)		<mark>enabled</mark>		

Table 56: TI_RESERVED_CONTROL (VS_10G_TX_SCR_SEED_CONTROL_1)

	Device Address: 0x1E	Register Address: 0x800C	Default: 0x0000
--	----------------------	--------------------------	-----------------





Bit(s)	Name	Description	Access
	RESERVED	For TI use only (Default 16'h0000)	
30.32780.15:0	TX_SCR_SEED[31:16]	[31:16] bits of 32 bit Tx scrambler seed. TX_SCR_SEED[31:0] must be set to	RW
	(G)	a non-zero value for scrambler to work properly (Default 16'h0000).	

Table 57: TI_RESERVED_CONTROL (VS_10G_TX_SCR_SEED_CONTROL_0)

Device Address: 0x1E		Register Address: 0x800D		Default: 0x01FC	
Bit(s)	N	ame		Description	Access
30.32781.15:0	RESERVED TX_SCR_SEED[15:0] (G)			it Tx scrambler seed. Bit 0 always set to 1'b0. 31:0] must be set to a non-zero value for scrambler to work	RW

Table 58: TI_RESERVED_CONTROL (VS_10G_TX_SCR_POLY_CONTROL_1)

Device Address: 0x1E		Register Address: 0x800E		Default: 0x0000	
Bit(s)	Name		Description		Access
30.32782.15:0	RESERVED TX_SCR_POLY[31:16] (G)		For TI use only (Default 16'h0000) [31:16] bits of 32 bit Tx scrambler polynomial (Default 16'h0000).		RW

Table 59: TI_RESERVED_CONTROL (VS_10G_TX_SCR_POLY_CONTROL_0)

Device Address: 0x1E		Register Address: 0x800F		Default: 0x00C0	
Bit(s)	Name		Description		Access
30.32783.15:0	RESERVED TX_SCR_POLY[15:0] (G)		For TI use only (Default 16'h00C0) [15:0] bits of 32 bit Tx scrambler polynomial. Bit 0 always set to 1'b0. (Default 16'h00C0).		RW

Table 60: TI_RESERVED_CONTROL(VS_10G_LAM_HYSTERESIS)

Device Address: 0x1E		Register Address: 0x8011		Default: 0x7F00	
Bit(s)	Name		Description		Access
30.32785:15:8	RESERVED LAM_LS_HYSTERESIS[7:0] (G)		For TI use only. (Default 8'b0111_1111) Valid only in 10G mode. LS_OK_IN hysteresis counter value. LS_OK_IN* needs to be high at least this counter number of clock cycles for LAM to switch from lane align sequence to normal traffic LS_OK_IN* needs to be low at least this counter number of cycles for LAM to switch from normal traffic to lane align sequence. 8'b0000 0000 is invalid setting.		RW

Table 61: TI_RESERVED_STATUS(VS_10G_RX_CTC_DROP_COUNT)

Device Address: 0x1E Register Add		dress: 0x8012	Default: 0xFFFD		
Bit(s)	N	Name		Description	





	RESERVED	For TI use only.	
30.32786.15:0	RX_CTC_DROP_COUNT	Applicable in 10G mode and when Rate match FIFO is enabled. Counter for	COR
	(G)	number of idle drops in the receive CTC.	

Table 62: TI_RESERVED_STATUS(VS_10G_RX_CTC_INSERT_COUNT)


Device Addr	Device Address: 0x1E Register Addr		dress: 0x8013	Default: 0xFFFD	
Bit(s)	Name			Description	Access
30.32787.15:0	RESERVED RX_CTC_INS_COUNT (G)			6 mode and when Rate match FIFO is enabled. Counter for serts in the receive CTC.	COR

Table 63: TI_RESERVED_STATUS(VS_10G_LS_MARKER_STATUS)

Device Address: 0x1E Register Addr		dress:0x8014	Default: 0x0000)	
Bit(s)	Na	me		Description	Access
30.32788.11	RESERVED LAM_REORDE (G)	LAM_REORDER_ERR		For TI use only I = Marker position changed 0 = Marker position is same	
30.32788.8	RESERVED LAM_MARKER (G)	R_FOUND	For TI use only 1 = Marker found 0 = Marker not fo		
30.32788.4	RESERVED LAS_MARKER (G)	_INSERT	For TI use only 1 = Marker inserted 0 = Marker not in	ed on designated lane serted	
30.32788.3	RESERVED LAS_MARKER (G)	_FOUND_LN3		on Lane 3 LS input	RO/LH
30.32788.2	RESERVED LAS_MARKER (G)	_FOUND_LN2		on Lane 2 LS input und on Lane 2 LS input	
30.32788.1	RESERVED LAS_MARKER (G)	_FOUND_LN1		on Lane 1 LS input und on Lane 1 LS input	
30.32788.0	RESERVED For TI use only LAS_MARKER_FOUND_LN0 (G) 1 = Marker found on Lane 0 LS input 0 = Marker not found on Lane 0 LS input				

Table 64: TI_RESERVED_STATUS (LANE_ALIGN_STATUS_2)

Device Address: 0x1E Register Add		dress:0x8015	Default: 0x0000		
Bit(s)	Name			Description	Access
30.32789.15:12	RESERVED LN3_ALIGN_PTR[3:0] (RG)			consists of XAUI Lane align FIFO character location for de, consists of LAS Lane align FIFO character location for	RO
30.32789.11:8	RESERVED LN2_ALIGN_PTR[3:0] (RG)			consists of XAUI Lane align FIFO character location for de, consists of LAS Lane align FIFO character location for	
30.32789.7:4	RESERVED LN1_ALIGN_P (RG)	ΓR[3:0]		consists of XAUI Lane align FIFO character location for de, consists of LAS Lane align FIFO character location for	







Dual Channel Multi-Rate Transceiver

Preliminary Datasheet Revision 0.8

30.32789.3:0

RESERVED LN0_ALIGN_PTR[3:0] (RG) For TI use only In 10GKR mode, consists of XAUI Lane align FIFO character location for lane 0. In 10G mode, consists of LAS Lane align FIFO character location for lane 0.

Table 65: TI_RESERVED_CONTROL (VS_10G_RX_DESCR_CONTROL)

Device Address: 0x1E Register Addr		dress: 0x8019	Default: 0xFC00		
Bit(s)	N	ame		Description	Access
30.32793.15:8			For TI use only (I 8 bit pattern 3 to i	Default 8'hFC) nitialize selected 16 or 20 bit descrambler (Default 8'hFC)	
30.32793.3	RESERVED RX_DESCR_PRBS_INVERT (G)		1 = Inverts core P	Default 1'b0) core RPBS mode is enabled RBS pattern input tion (Default 1'b0)	
30.32793.2	RESERVED RX_DESCR_2 (G)	RX_DESCR_20_MODE		For TI use only (Default 1'b0) Valid only when 20 bit descrambler is enabled through 30.32793.1 1 = Select core PRBS verification on receive side. For PRBS ⁷ pattern, set RX_DESCR_POLY[31:0] to 32'h0000_00C0 For PRBS ²³ pattern, set RX_DESCR_POLY[31:0] to 32'h0084_0000 For PRBS ³¹ pattern, set RX_DESCR_POLY[31:0] to 32'h9000_0000 0 = Select self-synchronous descrambler on receive side (Default 1'b0)	
30.32793.1	RESERVED RX_DESCR_2 (G))_EN		Default 1'b0) descrambler (pre-decoder) on receive side(Default 1'b0) descrambler (pre-decoder) on receive side	
30.32793.0	(G) RESERVED RX_DESCR_16_EN (G)		through 30.32796 (Default 1'b0)	descrambler (post-decoder) on receive side. Seed can be set	

Table 66: TI RESERVED CONTROL (VS 10G RX DESCR PATT CONTROL)

Device Address: 0x1E Register Addr		lress: 0x801A	Default: 0xBC3C		
Bit(s)	Name		Description		Access
30.32794.15:8	RESERVED RX_DESCR_INIT_P2[7:0] (G)		For TI use only (Default 8'hBC) 8 bit pattern 3 to initialize selected 16 or 20 bit descrambler (Default 8'hBC)		RW
30.32794.7:0	RESERVED RX_DESCR_II (G)	RESERVED RX_DESCR_INIT_P1[7:0]		For TI use only (Default 8'h3C) 8 bit pattern 3 to initialize selected 16 or 20 bit descrambler (Default 8'h3C)	

Table 67: TI_RESERVED_CONTROL (VS_10G_RX_DESCR_SEED_CONTROL_1)

Device Addr	ess: 0x1E	Register Add	lress: 0x801C	Default: 0x0000	
Bit(s)	Name		Description		Access
30.32796.15:0	RESERVED RX_DESCR_SEED[31:16] (G)			Default 16'h0000) bit Rx descrambler seed. RX_DESCR_SEED[31:0] must be value for descrambler to work properly (Default 16'h0000).	RW





Table 68: TI_RESERVED_CONTROL (VS_10G_RX_DESCR_SEED_CONTROL_0)

Device Addr	ess: 0x1E	Register Add	lress: 0x801D	Default: 0x01FC	
Bit(s)	N	ame		Description	Access
30.32797.15:0	RESERVED RX_DESCR_SEED[15:0] (G)		[15:0] bits of 32 b	Default 16'h01FC) oit Rx descrambler seed. Bit 0 always set to 1'b0. ED[31:0] must be set to a non-zero value for descrambler to efault 16'h01FC).	RW

Table 69: TI_RESERVED_CONTROL (VS_10G_RX_DESCR_POLY_CONTROL_1)

Device Addr	ess: 0x1E	Register Ado	dress: 0x801E	Default: 0x0000	
Bit(s)	Name		Description		Access
30.32798.15:0	RESERVED RX_DESCR_P (G)	OLY[31:16]	For TI use only (I [31:16] bits of 32	Default 16'h0000) bit Rx descrambler polynomial (Default 16'h0000).	RW

Table 70: TI_RESERVED_CONTROL (VS_10G_RX_DESCR_POLY_CONTROL_0)

Device Addr	ess: 0x1E	Register Ado	lress: 0x801F	Default: 0x00C0	
Bit(s)	Name		Description		Access
	RESERVED			Default 16'h00C0)	
30.32799.15:0	RX_DESCR_P	OLY[15:0]		oit Rx descrambler polynomial. Bit 0 always set to 1'b0.	RW
	(G)		(Default 16'h00C	<mark>0).</mark>	

Table 71: TI_RESERVED_CONTROL (VS_SERDES_CFG_OVERRIDE_CTRL)

Device Address: 0x1E Register Addr		dress: 0x8020	Default: 0x0200		
Bit(s)	Nai	ne		Description	Access
30.32800.15	RESERVED LS_PLL_MULT_OVERRIDE (RXG)		For TI use only (I Override PLL_M value(Default 1'b	ULT value going into Malfoy with MDIO configured	DW
30.32800.14	RESERVED LS_RATE_OVERRIDE (RXG)		For TI use only (I Override RATE v value(Default 1'b	alue going into Malfoy with MDIO configured	RW
30.32800.13	RESERVED HS_PLL_MULT_ (RXG)	LL_MULT_OVERRIDE Override P		Default 1'b0) ULT value going into Copperfield with MDIO configured 0)	RW
30.32800.12	RESERVED HS_RATE_OVER (RXG)	RIDE	For TI use only (I Override RATE v value(Default 1'b	alue going into Copperfield with MDIO configured	
30.32800.10	HS_BUSWIDTH_OVERRIDE		For TI use only (I Override BUSWI value(Default 1'b	DTH value going into Copperfield with MDIO configured	
30.32800.9	RESERVED HS_FIRUPT_OVI (RXG)	ERRIDE	For TI use only (I Override FIRUPT value(Default 1'b	value going into Copperfield with MDIO configured	





	RESERVED	For TI use only (Default 1'b0)
30.32800.8	HS_ENRX_OVERRIDE	Override ENRX value going into Copperfield with MDIO configured
	(RXG)	value(Default 1'b0)
	RESERVED	For TI use only (Default 1'b0)
30.32800.7	HS_AZCAL_OVERRIDE	Override AZCAL value going into Copperfield with MDIO configured
	(RXG)	value(Default 1'b0)
	RESERVED	For TI use only (Default 1'b0)
30.32800.6	HS_ENTRACK_OVERRIDE	Override ENTRACK value going into Copperfield with MDIO configured
	(RXG)	value(Default 1'b0)
	RESERVED	For TI use only (Default 1'b0)
30.32800.5	HS_EQHLD_OVERRIDE	Override EQHLD value going into Copperfield with MDIO configured
	(RXG)	value(Default 1'b0)
	RESERVED	For TI use only (Default 1'b0)
30.32800.4	HS_TWCRF_OVERRIDE	Override TWCRF value going into Copperfield with MDIO configured
	(RXG)	value(Default 1'b0)
	RESERVED	For TI use only (Default 1'b0)
30.32800.3	HS_TWPOST2_OVERRIDE	Override TWPOST2 value going into Copperfield with MDIO configured
	(RXG)	value(Default 1'b0)
	RESERVED	For TI use only (Default 1'b0)
30.32800.2	HS_TWPOST_OVERRIDE	Override TWPOST value going into Copperfield with MDIO configured
	(RXG)	value (Default 1'b0)
	RESERVED	For TI use only (Default 1'b0)
30.32800.1	HS_TWPRE_OVERRIDE	Override TWPRE value going into Copperfield with MDIO configured
	(RXG)	value(Default 1'b0)
	RESERVED	For TI use only (Default 1'b0)
30.32800.0	HS_SWING_OVERRIDE	Override SWING value going into Copperfield with MDIO configured value
	(RXG)	(Default 1'b0)

Table 72: TI_RESERVED_CONTROL (MC_AUTO_CONTROL)

Device Address: 0x1E Register Add		dress:0x8021	Default: 0x000F		
Bit(s)	Na	ime		Description	Access
30.32801.13	RESERVED HS_PK_DISABLE_OVERRIDE (RXG)		For TI use only (I Override PEAK I configured value(DISABLE value going into Copperfield with MDIO	RW
30.32801.12	RESERVED HS_H1CDRMODE_OVERRIDE (RXG)		For TI use only (I Override H1CDR configured value(MODE value going into Copperfield with MDIO	
30.32801.11	RESERVED HS_CDRFMULT_OVERRIDE (RXG)		For TI use only (I Override CDRFM value(Default 1'b		
30.32801.10	RESERVED HS_CDRTHR_OVERRIDE (RXG)		For TI use only (I Override CDRTH value(Default 1'b		
30.32801.9	RESERVED HS_AGCCTRL_OVERRIDE (RXG)		For TI use only (I Override AGCCT value(Default 1'b	RL value going into Copperfield with MDIO configured	
30.32801.8	RESERVED HS_EQPRE_OVERRIDE (RXG)		For TI use only (Default 1'b0) Override EQPRE value going into Copperfield with MDIO configured value(Default 1'b0)		
30.32801.7	RESERVED WATCHDOG_T	TIMER_EN	sequence SM	Default 1'b0) dog timer during 10GKR/1GKX/10G_MODE state in mode dog timer during 10GKR/1GKX/10G_MODE state in mode	



30.32801.6	HS_PLL_LOCK_CHECK_DISA BLE (RXG)	1 = Disable auto HS pll lock status check. 0 = Enable auto HS pll lock status check (Default 1'b0)
30.32801.5	HS_LOS_CHECK_DISABLE (RXG)	1 = Disable auto HS los status check 0 = Enable auto HS los sync status check (Default 1'b0)
30.32801.4	SYNC_STATUS_CHECK_DISA BLE (RXG)	1 = Disable auto sync status check.0 = Enable auto sync status check.
30.32801.3	CLKOUT_EN_AUTO_DISABL E (RXG)	This bit controls the signal which flat lines CLKOUT and applicable only when CLKOUT is selected to have HS Recovered byte clock 1 = CLKOUT clock flat lined if HS LOS is detected (Default 1'b1) 0 = CLKOUT clock not flat lined if HS LOS is detected
30.32801.2	RESERVED (RXG)	For TI use only (Default 1'b1)
30.32801.1	RESERVED LT_CLK_ DISABLE (RXG)	For TI use only (Default 1'b1) 1 = Disable LT clock automatically upon link training completion 0 = Do not disable LT clock automatically upon link training completion
30.32801.0	RESERVED ANEG_CLK_ DISABLE (RXG)	For TI use only (Default 1'b1) 1 = Disable AN clock automatically upon ANEG completion 0 = Do not disable AN clock automatically upon ANEG completion

Table 73: TI_RESERVED_CONTROL (DP_RESET_TIMER)

Device Address: 0x1E Register A		Register Ad	dress:0x8022 Default: 0x0000		
Bit(s)	Name		Description		Access
30.32802.15:0	RESERVED DP_RESET_TIMER[15:0] (RXG)		For TI use only (I Timer value for is	Default 16'h0000) suing Data path reset.	RW

Table 74: TI_RESERVED_CONTROL (AN_RESET_TIMER)

Device Address: 0x1E Register Add		lress:0x8023 Default: 0x0000			
Bit(s)	Name		Description		Access
30.32803.15:0	RESERVED AN_RESET_TIMER[15:0] (RXG)		For TI use only (I Timer value for is	Default 16'h0000) suing ANEG reset.	RW

Table 75: TI_RESERVED_CONTROL (LT_RESET_TIMER)

Device Address: 0x1E		Register Address:0x8024		Default: 0x0000	
Bit(s)	Name			Description	Access
30.32804.15:0	RESERVED LT_RESET_TIMER[15:0] (RXG)		For TI use only (I Timer value for is	Default 16'h0000) suing Link training reset.	RW

Table 76: TI_RESERVED_CONTROL (WATCHDOG_TIMER)

	Device Address: 0x1E	Register Address:0x8025	Default: 0xF000
--	----------------------	-------------------------	-----------------





Bit(s)	Name	Description	Access
30.32805.15:0	RESERVED WATCHDOG_TIMER[15:0] (RXG)	For TI use only (Default 16'hF000) Watchdog timer value used to exit from respective 10G/10GKR/1GKX_MODE state in the mode control SM in case sync status is not achieved.	RW

Table 77: DST_ON_CHAR_CONTROL

Device Address: 0x1E Register Ad		dress: 0x802A	Default: 0x02FD		
Bit(s)	Name		Description		Access
30.32810.9:0	DST_ON_CHAR[9:0] (XG)			n 1GKX and 10G modes. 10 bit data pattern to trigger ON ned on transmit side (Default 10'h2FD)	RW

Table 78: DST_OFF_CHAR_CONTROL

Device Address: 0x1E Regist		Register Ado	lress: 0x802B	Default: 0x02FD	
Bit(s)	Name		Description		Access
30.32811.9:0	DST_OFF_CHAR[9:0] (XG)		11	n 1GKX and 10G modes. 10 bit data pattern to trigger OFF ned on transmit side (Default 10'h2FD)	RW

Table 79: DST_STUFF_CHAR_CONTROL

Device Address: 0x1E Register Ad		lress: 0x802C	Default: 0x0207		
Bit(s)	Name			Description	Access
30.32812.9:0	DST_STUFF_CHAR[9:0] (G)			n 10G mode. 10 bit data pattern to stuff the output of data t side (Default 10'h207)	RW

Table 80: DSR_ON_CHAR_CONTROL

Device Address: 0x1E Register A		Register Add	lress: 0x802D	Default: 0x02FD	
Bit(s)	Name			Description	Access
30.32813.9:0	DSR_ON_CHAR[9:0] (XG)			n 1GKX and 10G modes. 10 bit data pattern to trigger ON ned on receive side (Default 10'h2FD)	RW

Table 81: DSR_OFF_CHAR_CONTROL

Device Address: 0x1E		Register Address: 0x802E		Default: 0x02FD	
Bit(s)	Name		Description		Access
30.32814.9:0	DSR_OFF_CHAR[9:0] (XG)		11	n 1GKX and 10G modes. 10 bit data pattern to trigger OFF ned on receive side (Default 10'h2FD)	RW





Table 82: DSR_STUFF_CHAR_CONTROL

Device Address: 0x1E		Register Ado	dress: 0x802F	Default: 0x0207	
Bit(s)	Na	ame		Description	Access
30.32815.9:0	DSR_STUFF_0	CHAR[9:0]	Applicable only in switch on receive (Default 10'h207)		RW

Table 83: TI_RESERVED_STATUS (MISC_SERDES_STATUS)

Device Address: 0x1E Register		Register Ad	dress:0x8030	Default: 0x0000	
Bit(s)	Na	ime		Description	Access
30.32816.13	RESERVED HS_ADCGAINX2 STSRX[11] (RXG)		For TI use only. HS Serdes ADCGAINX2 setting status.		
30.32816.12	RESERVED HS_ATTENUATOR STSRX[10] (RXG)		For TI use only. HS Serdes attenua		
30.32816.11:9	RESERVED HS_RSVD_STATUS[2:0] STSRX[7:5] (RXG) RESERVED HS_JOGSYNC STSRX[1] (RXG)		For TI use only. HS Serdes reserve	RO	
30.32816.8			0 0	ne indicator. When high, indicates comma alignment is a detection is enabled.	
30.32816.7:4	RESERVED LS_ODDCG[3:0 (RXG)) <mark>]</mark>		de group indicator for Lane 2, [1] for Lane 1, [0] for Lane 0	
30.32816.3:0	RESERVED LS_SYNC[3:0] (RXG)		For TI use only. LS Serdes sync in [3] for Lane 3, [2]	dicator for Lane 2, [1] for Lane 1, [0] for Lane 0	

Table 84: TI_RESERVED_STATUS(VS_HS_SERDES_STATUS_1)

Device Address: 0x1E Register Add		dress:0x8031	Default: 0x0000		
Bit(s)	N	ame		Description	Access
30.32817.15:14	RESERVED HS_FINAL_AZ (RXG)	ZCAL[1:0]	For TI use only Final HS Serdes A	AZCAL control	
30.32817.13	RESERVED HS_FINAL_FIRUPT (RXG)		For TI use only Final HS Serdes T		
30.32817.12:8	RESERVED HS_FINAL_T (RXG)	RESERVED HS_FINAL_TWPOST1[4:0]		For TI use only Final Adjacent post cursor1 Tap weight. Selects TAP settings for TX waveform.	
30.32817.7:4	RESERVED HS_FINAL_T (RXG)	WPRE[3:0]	For TI use only Final Pre cursor T	ap weight. Selects TAP settings for TX waveform	
30.32817.3:0	RESERVED HS_FINAL_T (RXG)	WPOST2[3:0]	For TI use only Final Adjacent powaveform.	st cursor2 Tap weight. Selects TAP settings for TX	





Table 85: TI_RESERVED_STATUS(VS_HS_SERDES_STATUS_2)

Device Address: 0x1E Regis		Register Ad	dress:0x8032	Default: 0x0000	
Bit(s)	Name			Description	Access
30.32818.11	RESERVED HS_FINAL_E (RXG)	NRX	For TI use only Final HS Serdes e	nable rx control value	
30.32818.10	RESERVED HS_FINAL_E (RXG)	NTRACK	For TI use only Final HS Serdes e	ntrack value	
30.32818.9	RESERVED HS_FINAL_E (RXG)	QHLD	For TI use only Final HS Serdes F	EQHLD value	RO
30.32818.8:4	RESERVED HS_FINAL_TV (RXG)	WCRF[4:0]	For TI use only Final cursor reduce	tion factor weights value.	
30.32818.3:0	RESERVED HS_FINAL_S (RXG)	WING[3:0]	For TI use only Final Swing contr	ol value.	

Table 86: TI_RESERVED_STATUS(VS_HS_SERDES_STATUS_3)

Device Address: 0x1E		Register Address:0x8033		Default: 0x0000	
Bit(s)	N	ame		Description	Access
30.32819.11:10	RESERVED HS_ FINAL_B (RXG)	USWIDTH[1:0]	For TI use only Final HS Serdes F	BUSWIDTH value	
30.32819.9:8	RESERVED HS_FINAL_RATE_TX[1:0] (RXG)		For TI use only Final HS Serdes 7	TX RATE value	RO
30.32819.6:4	RESERVED HS_FINAL_RA (RXG)	ATE_RX[2:0]	For TI use only Final HS Serdes F	RX RATE value.	
30.32819.3:0	RESERVED HS_ FINAL_PI (RXG)	LL_MULT[3:0]	For TI use only Final HS Serdes F	PLL Multiplier control value.	

Table 87: TI_RESERVED_STATUS(VS_LS_SERDES_STATUS)

Device Addr	Device Address: 0x1E Register Addr		dress:0x8034	Default: 0x0000	
Bit(s)	Name		Description		Access
30.32820.9:8	RESERVED LS_FINAL_RATE_TX[1:0] (RXG)		For TI use only Final LS Serdes T		
30.32820.5:4	RESERVED LS_FINAL_RA (RXG)	RESERVED LS_FINAL_RATE_RX[1:0]		For TI use only Final LS Serdes RX RATE value.	
30.32820.3:0	RESERVED LS_FINAL_PI (RXG)	L_MULT[3:0]	For TI use only Final LS Serdes P	LL Multiplier control value.	



Table 88: TI_RESERVED_STATUS(MC_STATUS)

Device Address: 0x1E Register A		Register Ad	dress:0x8035	Default: 0x0000	
Bit(s)	N	ame		Description	Access
30.32821.7	RESERVED MC_10GKR_L (R)	INK_STATUS	For TI use only MC 10GKR links	tatus.	
30.32821.6	RESERVED MC_1GKX_LI (X)	NK_STATUS	For TI use only MC 1GKX link st	atus.	
30.32821.5	RESERVED MC_10G_LINK_STATUS (G)		For TI use only MC 10G link state	is.	RO
30.32821.4	RESERVED MC_LINK_ST (RXG)	ATUS	For TI use only MC output link st	utus.	
30.32821.3:0	RESERVED MC_STATE[3: (RXG)	0]	For TI use only Mode sequence st	ate.	

Table 89: LATENCY_MEASURE_CONTROL⁵

Device Address: 0x1E Register Add		dress:0x8040	Default: 0x0000		
Bit(s)	Na	me		Description	Access
30.32832.7:6	LATENCY_MEAS_STOP_SEL[1: 0] (RXG) LATENCY_MEAS_CLK_DIV[1:0] (RXG)		Latency measurement stop point selection 00 = Selects LS RX as stop point (Default 2 'b00) 01 = Selects HS TX as stop point 1x = Selects external pin (PRTAD0) as stop point		
30.32832.5:4			Latency measurer 0. Divides clock t latency measurem divided clock doe 00 = Divide by 1 01 = Divide by 2 10 = Divide by 4 11 = Divide by 8	RW	
30.32832.3:2	LATENCY_MEA 1:0] (RXG)			Latency measurement start point selection 00 = Selects LS TX as start point (Default 2'b00) 01 = Selects HS RX as start point 1x = Selects external pin (PRTAD0) as start point Latency measurement enable 0 = Disable Latency measurement (Default 'b0) 1 = Enable Latency measurement	
30.32832.1	_				
30.32832.0	LATENCY_MEA (RXG)	S_CLK_SEL	Latency measurer 0 = Selects VCO can be used to div 1 = Selects respect		

Table 90: LATENCY_COUNTER_2

Device Ad	Device Address: 0x1E Register Add		dress:0x8041	Default: 0x0000	
Bit(s)	Nai	ne		Description	Access

 $^{^{\}rm 5}$ See Latency measurement procedure for more information



30.32833.15:1 2 30.32833.11:8	LATENCY_MEAS_START_COM MA[3:0] (RXG) LATENCY_MEAS_STOP_COM MA[3:0] (RXG)	Latency measurement start comma location status. "1" indicates start comma location found. If LS TX is selected as start point (30.32832.7 = 0), [3:0] indicates status for lane3, lane2, lane1, lane0. If HS RX is selected as start point (30.32832.7 = 1), [0] indicates status for data[9:0], [1] indicates status for data[19:10]. [3:2] is unused. Reading this register will clear Latency stopwatch status specified in LATENCY_COUNTER_1 & LATENCY_COUNTER_2 registers. Below sequence of reads needs to be performed for accurate and repeat stopwatch measurements. See Latency measurement procedure more information. READ 0x8041 READ 0x8042 Latency measurement stop comma location status. "1" indicates stop comma location found. If LS RX is selected as stop point (30.32832.6 = 0), [3:0] indicates status for lane3, lane2, lane1, lane0. If HS TX is selected as stop point (30.32832.6 = 1), [0] indicates status for data[9:0], [1] indicates status	RO/LH ⁶
30.32833.4	LATENCY_ MEAS_READY (RXG)	for data[19:10]. [3:2] is unused. Latency measurement ready indicator 0 = Indicates latency measurement not complete. 1 = Indicates latency measurement is complete and value in latency measurement counter (LATENCY_MEAS_COUNT[19:0]) is ready to be read.	
30.32833.3:0	LATENCY_MEAS_COUNT[19:1 6] (RXG)	Bits[19:16] of 20 bit wide latency measurement counter. Latency measurement counter value represents the latency in number of clock cycles. Each clock cycle is half of the period of the measurement clock as determined by register 30.32832.5:4 and 30.32832.0. This counter will return 20'h00000 if it's read before rx comma is received. If latency is more than 20'hFFFFF clock cycles then this counter returns 20'hFFFFF.	COR ⁶

Table 91: LATENCY_COUNTER_1

Device Address: 0x1E		Register Address:0x8042		Default: 0x0000	
Bit(s)	Na	me	Description		Access
30.32834.15:0	LATENCY_MEA (RXG)	S_COUNT[15:0]		it wide latency measurement counter. of reads needs to be performed for accurate and repeat ements.	COR ⁶

Table 92: TI_RESERVED_CONTROL (MISC_DEBUG_CONTROL)

Device Address: 0x1E Register Add		dress:0x8050	Default: 0x0000		
Bit(s)	Na	me		Description	Access

⁶ Latency measurement counter value resets to 20'h00000 when this register is read. Start and Stop Comma (30.32833.15:12 & 30.32833.11:8) and count valid (30.32833.4) bits are also cleared when this register is read





30.32848.3:0	RESERVED CH_DEBUG_SEL[3:0] (RXG)	For TI use only (Default 4'b0000) Debug Mux selection. Applicable only when 30.40960.4 (TOP_DEBUG_MUX_EN) is set. Selected signals sent out on {LOSB, LS_OK_OUT_B, LOSA, LS_OK_OUT_A}. Channel can be selected through 30.40960.5 (TOP_DEBUG_SEL) 0000 = {2'b00, los_overlay, ls_ok_out} 0001 = {qol_data_odd, qol_data_even, qol_strobe, qol_div2_clk} 0010 = {mc_seq_state} 0011 = {kx_invalid_char_ls_in, kx_invalid_char_ls_in,10g_rx_dec_err, 10g_tx_enc_err} 0100 = {kr_tp_err_live, kr_tp_state} 0110 = {l'b0, kr_rx_dec_state} 0110 = {kr_corr_err, kr_uncorr_err, kr_rx_dec_err, kr_tx_enc_err} 0111 = {kr_tx_xla_status, kr_tx_xla_state} 1000 = {ctc_ins_rx_1gkx, ctc_del_rx_1gkx,	RW
		(TOP_DEBUG_MUX_EN) is set and CH_DEBUG_SEL[3:0] is 4'b1111. All other selections reflect PRBS verification status as per 30.0.4:0 (PRBS_PASS_OVERLAY[4:0])	

Table 93: TRIGGER_LOAD_CONTROL

Device Add	Device Address: 0x1E Register Add		dress:0x8100	Default: 0x0000	
Bit(s)	Na	nme		Description	Access
30.33024.10:3	RESERVED MC_SM_OVER (RXG)	RIDE[10:3]	Override controls 1 = Enable override (30.33025[10:3]) 0 = Normal opera [3] - MC mode_1 [4] - MC mode_1 [5] - MC mode_1 [6] - MC mode_lt [7] - MC mode_a [8] - MC link stat [9] - MC disable	tion Og override control gkx override control Ogkr override control	RW
30.33024.2	DEFAULT_TX_ ER (RXG)	LOAD_TRIGG	1 = Trigger loadir 0 = Normal opera This bit needs to b	DEFAULT_TX_TRIGGER_EN is HIGH ag default HS TX setting values tion (Default 1'b0) be written HIGH and then LOW to load the HS Tx default be when Link training is enabled.	



		For TI use only (Default 2'b00)
		Override controls for MC Sequence SM.
	RESERVED	1 = Enable override value specified in MC_SM_OVERRIDE_VALUE
30.33024.10:0	MC_SM_OVERRIDE[1:0]	(30.33025[1:0]) for respective bit
	(RXG)	0 = Normal operation
		[0] – MC hw dp reset override control
		[1] – MC hw aneg reset override control

Table 94: TRIGGER_EN_CONTROL

Device Add	dress: 0x1E Register Add		dress:0x8101	Default: 0x0000	
Bit(s)	Na	ime		Description	Access
30.33025.10:3	RESERVED MC_SM_OVERRIDE_VAL[10: 3] (RXG)		For TI use only (Default 11'b000000000000) Override controls for MC Sequence SM. Applicable only if respective control bit in MC_SM_OVERRIDE[10:8] is set [0] – MC hw dp reset override value [1] – MC hw aneg reset override value [2] – MC hw It reset override value [3] – MC mode_10g override value [4] – MC mode_1gkx override value [5] – MC mode_1logkr override value [6] – MC mode_t to override value [7] – MC mode_aneg override value [8] – MC link status override value [9] – MC disable aneg clk override value [9] – MC disable aneg clk override value		RW
30.33025.2	DEFAULT_TX_TRIGGER_EN (RXG)		DEFAULT_TX_I	g of Tx default values through LOAD_TRIGGER tion (Default 1'b0)	
30.33025.1:0	RESERVED MC_SM_OVERRIDE_VAL[1:0] (RXG)		bit in MC_SM_O [0] – MC hw dp i	Default 2'b00) for MC Sequence SM. Applicable only if respective control VERRIDE[1:0] is set reset override value reset override value	

Table 95: TI_RESERVED_CONTROL (DEEP_LOCAL_LPBK_HS_CONTROL)

Device Address: 0x1E Register Add		dress:0x8102	Default: 0xF280		
Bit(s)	Na	ime		Description	Access
30.33026.15	RESERVED DEEP_LOC_LPBK_HS_EN (RXG)		1 = Set HS serdes deep local loopba 0 = HS serdes con	control during deep local loopback mode. control values specified in 30.33026.14:0 as default when	RW
30.33026.14:12	RESERVED DEEP_LOC_HS_EQPRE[2:0] (RXG)		For TI use only (I Applicable when I value during Deep	DEEP_LOC_LPBK_HS_EN is set. Consists of HS EQPRE	
30.33026.11:10	RESERVED DEEP_LOC_HS :0] (RXG)	_CDRFMULT[1	1.1	Default 2'b00) DEEP_LOC_LPBK_HS_EN is set. Consists of HS ue during Deep local loopback.	
30.33026.9:8	RESERVED DEEP_LOC_HS (RXG)	CDRTHR[1:0]		Default 2'b10) DEEP_LOC_LPBK_HS_EN is set. Consists of HS luring Deep local loopback.	







30.33026.7:6	RESERVED DEEP_LOC_HS_AGCCTRL[1:0] (RXG)	For TI use only (Default 2'b10) Applicable when DEEP_LOC_LPBK_HS_EN is set. Consists of HS AGCCTRL value during Deep local loopback.	
30.33026.5	RESERVED DEEP_LOC_HS_ENTRACK (RXG)	For TI use only (Default 1'b0) Applicable when DEEP_LOC_LPBK_HS_EN is set. Consists of HS ENTRACK value during Deep local loopback.	
30.33026.4	RESERVED DEEP_LOC_HS_H1CDRMODE (RXG)	For TI use only (Default 1'b0) Applicable when DEEP_LOC_LPBK_HS_EN is set. Consists of HS H1CDRMODE value during Deep local loopback.	
30.33026.3	RESERVED DEEP_LOC_PK_DISABLE (RXG)	For TI use only (Default 1'b0) Applicable when DEEP_LOC_LPBK_HS_EN is set. Consists of PK DISABLE value during Deep local loopback.	
30.33026.2	RESERVED DEEP_LOC_EQHLD (RXG)	For TI use only (Default 1'b0) Applicable when DEEP_LOC_LPBK_HS_EN is set. Consists of EQHLD value during Deep local loopback.	
30.33026.1:0	RESERVED DEEP_LOC_HS_AZCAL[1:0] (RXG)	For TI use only (Default 2'b00) Applicable when DEEP_LOC_LPBK_HS_EN is set. Consists of HS AZCAL value during Deep local loopback.	



Below registers can be accessed directly through Clause 45 and indirectly through Clause 22. Contains device specific debug control/status registers and not implemented per channel basis (i.e. same physical register accessed irrespective of channel addressed)

Table 96: TI_RESERVED_CONTROL (MISC_CONTROL)

Device Address: 0x1E Register Addres		ress:0xA000	Default: 0x0000		
Bit(s)	N	ame		Description	Access
30.40960.11:8	RESERVED DEBUG_SPARE[3:0] (RXG)			For TI use only. (Default 4'b0000) Reserved spare control bits. For future debug purpose if required.	
30.40960.5	RESERVED TOP_DEBUG_SEL (RXG)		PRBS_PASS, L TOP_DEBUG_ 0 = PRBS_PAS Channel A	s to select internal status signals to be reflected on S_OK_OUT_* and LOS* pins. Valid only when	RW
30.40960.4	RESERVED TOP_DEBUG_MUX_EN (RXG)		For TI use only. (Default 1'b0) 0 = PRBS_PASS, LS_OK_OUT and LOS pins do not reflect internal debug status signals. 1 = Enable internal debug status signals to be reflected on PRBS_PASS, LS_OK_OUT and LOS pins		
30.40960.0	RESERVED EFUSE_AL_EN (RXG)		For TI use only. When set, Re-er to complete Aut	nables EFUSE Auto load function. Needs to set back to LOW	

Table 97: TI_RESERVED_STATUS (DIE_ID_7)

Device Address: 0x1E		Register Address: 0xA010	Default: 0x0000	
Bit(s)	Name		Description	Access
30.40976.15:0	RESERVED DIE_ID[127:112] (RXG)	For TI use only. Bits [127:112] of the Die ID. U	For TI use only. Bits [127:112] of the Die ID. Unique TI DIE identifier.	

Table 98: TI_RESERVED_STATUS (DIE_ID_6)

Device Address: 0x1E		Register Address: 0xA011	Default: 0x0000	Default: 0x0000	
Bit(s)	Name		Description	Access	
30.40977.15:0	RESERVED DIE_ID[111:96] (RXG)	For TI use only. Bits [111:96] of the Die ID. Ut	For TI use only. Bits [111:96] of the Die ID. Unique TI DIE identifier.		

Table 99: TI_RESERVED_STATUS (DIE_ID_5)

Device Address: 0x1E		dress: 0x1E	Register Address: 0xA012	Register Address: 0xA012 Default: 0x0000	
	Bit(s)	Name		Description	Access



Dual Channel Multi-Rate Transceiver

Preliminary Datasheet Revision 0.8

30.40978.15:0	RESERVED DIE_ID[95:80] (RXG)	For TI use only. Bits [95:80] of the Die ID. Unique TI DIE identifier.	RO	
---------------	------------------------------	---	----	--

Table 100: TI_RESERVED_STATUS (DIE_ID_4)

Device Address: 0x1E		Register Address: 0xA013	Default: 0x0000	
Bit(s)	Name		Description	Access
30.40979.15:0	RESERVED DIE_ID[79:64] (RXG)	For TI use only. Bits [79:64] of the Die ID. Uni	que TI DIE identifier.	RO

Table 101: TI_RESERVED_STATUS (DIE_ID_3)

Device Address: 0x1E		Register Address: 0xA014	Register Address: 0xA014 Default: 0x0000	
Bit(s)	Name		Description	
30.40980.15:0	RESERVED DIE_ID[63:48] (RXG)	For TI use only. Bits [63:48] of the Die ID. Uni	que TI DIE identifier.	RO

Table 102: TI_RESERVED_STATUS (DIE_ID_2)

Device Address: 0x1E Register Addres		Register Address: 0xA015	Default: 0x0000	
Bit(s)	Name		Description	Access
30.40981.15:0	RESERVED DIE_ID[47:32] (RXG)	For TI use only. Bits [47:32] of the Die ID. Uni	que TI DIE identifier.	RO

Table 103: TI_RESERVED_STATUS (DIE_ID_1)

Device Address: 0x1E Register Addre		Register Address: 0xA016	Default: 0x0000	
Bit(s)	Name		Description	Access
30.40982.15:0	RESERVED DIE_ID[31:16] (RXG)	For TI use only. Bits [31:16] of the Die ID. Uni	que TI DIE identifier.	RO

Table 104: TI_RESERVED_STATUS (DIE_ID_0)

Device Address: 0x1E R		Register Address: 0xA017	tegister Address: 0xA017 Default: 0x0000	
Bit(s)	Name		Description	Access
30.40983.15:0	RESERVED DIE_ID[15:0] (RXG)	For TI use only. Bits [15:0] of the Die ID. Uniq	ue TI DIE identifier.	RO

Table 105: TI_RESERVED_STATUS (MISC_STATUS)

Device Address: 0x1E Register Address: 0xA018 Default: 0x0000





Bit(s)	Name	Description	Access
30.40984.9	RESERVED EFC_READY (RXG)	For TI use only. When high, indicates that EFUSE autoload operation has completed	
30.40984.8:4	RESERVED EFUSE_ERROR[4:0] (RXG)	For TI use only. Efuse error bus. Updated when EFC_READY goes high or when instruction is complete. Non-zero value indicates error condition.	RO
30.40984.3:0	RESERVED DEVICE_REV_ID[3:0] (RXG)	For TI use only. 4 bit device revision identifier.	

Table 106: TI_RESERVED_CONTROL (STCI_CFG_CONTROL)

Device A	ddress: 0x01	Register Ado	dress:0xA116	Default: 0x0000	
Bit(s)	Nan	ne		Description	
30.41238.9	RESERVED STCI_CHAIN_CF (RXG)	G	type selected thro 0 = STCI connect simultaneously)	Default 1'b0) TCI chain is connected between 2 macros for the macro ugh STCI_MAC_CFG ed in parallel (All macros can be configured ed serially (Macro A -> Macro B)	
30.41238.8	RESERVED STCI_MAC_CFG (RXG)		For TI use only. (
30.41238.6	RESERVED STCI_CLK_ENABLE (RXG)		For TI use only. (STCI clock control = Disable STCI = Enable STCI = Enab	ol in functional mode clock	RW
30.41238.5:4	RESERVED STCI_CFG[1:0] (RXG)		chain until writin	interface ture s register bits does not actually cause shifting of the STCI g to the register STCI_D occurs. Writing 11 to this register edge on the SERDES STCICLK along with a 2'b11 on the	
30.41238.3:0	RESERVED STCI_SHIFT_COU (RXG)	JNT[3:0]		ifts performed on the register STCI_D and STCI_Q. ults in shifting all 16 bits specified in registers STCI_D and 4'b0000)	

Table 107: TI_RESERVED_CONTROL (STCI_D_CONTROL)

Device Address: 0x1E		Register Address:0xA117	Default: 0x0000	
Bit(s)	Name		Description	
30.41239.15:0	RESERVED STCI_D[15:0] (RXG)	SERDES STCI chain, LSB firs the value of STCI_SHIFT_CO shifted out of the SERDES STO	he STCI_D[15:0] to be shifted into the t, until the number of bits shifted equals to UNT[3:0] in the STCI_CFG_CONTROL register. The data CI chain is stored in the register STCI_Q. Reading of this register, and does not cause the STCI chain to be shifted.	RW





Dual Channel Multi-Rate Transceiver

Preliminary Datasheet Revision 0.8

Table 108: (STCI_QA_STATUS)

Device Address: 0x01		Register Address:0xA118	Register Address:0xA118 Default: 0x0000		
Bit(s)	Name		Description		
30.41240.15:0	RESERVED STCI_QA[15:0] (RXG)	macro selected through STCI_this register returns the bits shi STCI chain from the last shifti STCI_SHIFT_COUNT[3:0] in of the SERDES STCI chain is always stored at the MSB of this register (STCI_QA[0]). For	ng operation. The number of bits valid equals to the value of the STCI_CFG_CONTROL register. The first bit shifted out stored at the LSB of this register and the last bit shifted out is r example, if there are 14 bits shifted out, ERDES STCI chain is stored at	RO	

Table 109: (STCI_QB_STATUS)

Device Address: 0x01		Register Address:0xA119	Register Address:0xA119 Default: 0x0000		
Bit(s)	Name		Description		
30.41241.15:0	RESERVED STCI_QB[15:0] (RXG)	macro selected through STCI_this register returns the bits shi STCI chain from the last shifti STCI_SHIFT_COUNT[3:0] in of the SERDES STCI chain is always stored at the MSB of this register (STCI_QA[0]). For	ng operation. The number of bits valid equals to the value of the STCI_CFG_CONTROL register. The first bit shifted out stored at the LSB of this register and the last bit shifted out is rexample, if there are 14 bits shifted out, ERDES STCI chain is stored at	RO	



PMA/PMD REGISTERS

Below registers (except link training related) can be accessed only in Clause 45 mode and with device address field set to 0x01 (DA[4:0] = 5'b00001).

NOTE: Link training registers can also be accessed in Clause 22 mode using indirect address method and in Clause 45 mode with device address field set to 0x1E (DA[4:0] = 5'b11110). Link training registers are also applicable in 10G and 1GKX modes.

Table 110: PMA_CONTROL_1

Device A	Address: 0x01	Register Ado	dress: 0x0000	Default: 0x0000	
Bit(s)	Nai	me		Description	Access
1.0.15	RESET (RX)		Equivalent to asse	Resets datapath and MDIO registers of all channels. erting RESET_N. tion (Default 1'b0)	RW/SC ⁷
1.0.11	POWERDOWN (RX)		1 = Enable power down mode 0 = Normal operation (Default 1'b0)		RW
1.0.0	LOOPBACK (RX)		datapath excludin	pack on HS side. LS data traverses through entire Tx g HS serdes and will be available at LS output side Same as phack. tion (Default 1'b0)	RW

Table 111: PMA_STATUS_1

Device Address: 0x01 Register Add		lress: 0x0001 Default: 0x0002			
Bit(s)	Nai	ne		Description	Access
1.1.7	FAULT (RX)			1 = Fault condition detected on either Tx or Rx side 0 = No fault condition detected This bit is cleared after Register 1.8 is read and no fault condition occurs after 1.8 is read.	
1.1.2	RX_LINK (RX)		1 = Receive link i 0 = Receive link i		RO/LL
1.1.1	LOW_POWER_A (RX)	BILITY	Always reads 1. 1 = Supports low 0 = Does not supp	power mode oort low power mode	RO

Table 112: PMA_DEV_IDENTIFIER_1

Device Address: 0x01 Register Add		dress: 0x0002	Default: 0x4000		
Bit(s)	Name		Description		Access
1.2.15:0	DEV_IDENTIFIER[31:16] (RX)			unique device identifier. See Table 114: UNIQUE DEVICE identifier code details.	RO

Table 113: PMA_DEV_IDENTIFIER_2

Device A	Address: 0x01	Register Address: 0x0003	Default: 0x5100
----------	---------------	--------------------------	-----------------

⁷ After reset bit is set to one, it automatically sets itself back to zero on the next MDC clock cycle.





Bit(s)	Name	Description	Access
1.3.15:0	DEV_IDENTIFIER[15:0] (RX)	16 LSB of 32 bit unique device identifier. See Table 114: UNIQUE DEVICE IDENTIFIER for identifier code details	RO

Table 114: UNIQUE DEVICE IDENTIFIER⁸

Register address	Value	Description
1.2.15:0	16'b0100_0000_0000_0000	OUI[3-18]
1.3.15:10	6'b010100	OUI[19-24]
1.3.9:4	6'b010000	6-bit Manufacturer device model number
1.3.3:0	4'b0000	4-bit Manufacturer device revision number

Table 115: PMA_SPEED_ABILITY

Device Address: 0x01 Register Address		dress: 0x0004	Default: 0x0011		
Bit(s)	Name		Description		Access
1.4.4	SPEED_1G (RX)		Always reads 1. 1 = Capable of operating at 1000 Mb/s 0 = Not capable of operating at 1000 Mb/s		- RO
1.4.0	SPEED_10G (RX)			perating at 10 Gb/s f operating at 10 Gb/s	KU

Table 116: PMA_DEV_PACKAGE_1

Device Address: 0x01 Register Ad		dress: 0x0005	Default: 0x000B		
Bit(s)	Name		Description		Access
1.5.3	PCS_PRESENT (RX)		Always reads 1. 1 = PCS present in the package 0 = PCS not present in the package		
1.5.1	PMA_PMD_PRESENT (RX)		Always reads 1. 1 = PMA/PMD present in the package 0 = PMA/PMD not present in the package		RO
1.5.0	CL22_PRESENT (RX)		Always reads 1. 1 = Clause 22 registers present in the package 0 = Clause 22 registers not present in the package		

Table 117: PMA_DEV_PACKAGE_2

Device Address: 0x01 Register Add		dress: 0x0006	Default: 0x4000		
Bit(s)	Name			Description	Access

⁸ The identifier code is composed of bits 3-24 of 25-bit organizationally unique identifier (OUI) assigned to Texas Instruments by IEEE. The 6-bit Manufacturer device model number is unique to TLK10232. The 4-bit Manufacturer device revision number denotes the current revision of TLK10232.





1.6.15	VS_DEV2_PRESENT (RX)	Always reads 0. 1 = Vendor specific device 2 present in the package 0 = Vendor specific device 2 not present in the package	RO
1.6.14	VS_DEV1_PRESENT (RX)	Always reads 1. 1 = Vendor specific device 1 present in the package 0 = Vendor specific device 1 not present in the package	RO

Table 118: PMA_STATUS_2

Device Address: 0x01		Register Address: 0x0008		Default: 0xB000	
Bit(s)	Na	me		Description	
1.8.15:14	DEV_PRESENT (RX)		Always reads 2'b10 0x = No device responding at this address 10 = Device responding at this address 11 = No device responding at this address		RO
1.8.13	TX_FAULT_ABILITY (RX)		Always reads 1'b1. 1 = Able to detect fault condition on Tx path 0 = Not able to detect fault condition on Tx path		RO
1.8.12	RX_FAULT_ABILITY (RX)			I. fault condition on Rx path tect fault condition on Rx path	RO
1.8.11	TX_FAULT (RX)			n detected on transmit path ition detected on transmit path	RO/LH
1.8.10	RX_FAULT (RX)		1 = Fault condition detected on receive path 0 = No fault condition detected on receive path		RO/LH
1.8.8	TX_DISABLE_A (RX)	BILITY). m transmit disable function rform transmit disable function	RO

Table 119: PMA_RX_SIGNAL_DET_STATUS

Device Address: 0x01 Register Add		lress: 0x000A	Default: 0x0000		
Bit(s)	Name		Description		Access
1.10.0	RX_SIGNAL_DET (RX)		1 = Signal detecte 0 = Signal detecte	d on serial Rx pins d on serial Rx pins	RO

Table 120: PMA_EXTENDED_ABILITY

Device Address: 0x01 Register		Register Ado	dress: 0x000B	Default: 0x0050	Default: 0x0050	
Bit(s)	Name		Description		Access	
1.11.6	KX_ABILITY (RX)		Always reads 1'b1 1 = Able to perform 1000BASE-KX 0 = Not able to perform 1000BASE-KX		RO	
1.11.4	KR_ABILITY (RX)		Always reads 1 b1 1 = Able to perform 10GBASE-KR 0 = Not able to perform 10GBASE-KR		RO	





Table 121: LT_TRAIN_CONTROL


Device Address: 0x01		Register Address: 0x0096		Default: 0x0002	
Bit(s)	t(s) Name		Description		Access
1.150.1 / 30.150.1	LT_TRAINING_I (RXG)	LT_TRAINING_ENABLE (RXG)		1 = Enable start-up protocol as per 10GKR standard(Default 1'b1) 0 = Disable start-up protocol This bit should be set to HIGH for autotrain mode to function correctly When set, requires override bits specified in VS_SERDES_CFG_OVERRIDE_CTRL register to be set in order for full control of SERDES macros through MDIO	
1.150.0 / 30.150.0	LT_RESTART_T (RXG)	RAINING	1 = Reset link/aut 0 = Normal opera Since this is the la cleared at the first	RW/SC	

Table 122: LT_TRAIN_STATUS

Device Address: 0x01 Register Add		dress: 0x0097	Default: 0x0000		
Bit(s)	Nai	Name		Description	
1.151.3 / 30.151.3	LT_TRAINING_FAIL (RXG)		1 = Training failure has been detected 0 = Training failure has not been detected		
1.151.2 / 30.151.2	LT_START_PROTOCOL (RXG)		1 = Start up protocol in progress 0 = Start up protocol complete		DO.
1.151.1 / 30.151.1	LT_FRAME_LOCK (RXG)		1 = Training frame delineation detected 0 = Training frame delineation not detected		RO
1.151.0 / 30.151.0	LT_RX_STATUS (RXG)		1 = Receiver trained and ready to receive data 0 = Receiver training in progress		

Table 123: LT_LINK_PARTNER_CONTROL

Device Address: 0x01 Register Addr		lress: 0x0098	Default: 0x0	000	
Bit(s)	Nai	me		Description	
1.152.13 / 30.152.13	LT_LP_PRESET (RXG)		1 = KR preset coefficients 0 = Normal operation		RO
1.152.12 / 30.152.12	LT_LP_INITIALIZE (RXG)		1 = Initialize KR 0 = Normal opera		
1.152.9:8 / 30.152.9:8	LT_LP_COEFF_SWG (RXG)		Swing update 11 = Reserved 01 = Increment 10 = Decrement 00 = Hold		
1.152.7:6 / 30.152.7:6	LT_LP_COEFF_PS2 (RXG)		Post2 tap control 11 = Reserved 01 = Increment 10 = Decrement 00 = Hold	update	



This document contains information about products in

1.152.5:4 / 30.152.5:4	LT_LP_COEFF_P1 (RXG)	Coefficient K(+1) update 11 = Reserved 01 = Increment 10 = Decrement 00 = Hold	
1.152.3:2 / 30.152.3:2	LT_LP_COEFF_0 (RXG)	Coefficient K(0) update 11 = Reserved 01 = Increment 10 = Decrement 00 = Hold	
1.152.1:0 / 30.152.1:0	LT_LP_COEFF_M1 (RXG)	Coefficient K(-1) update 11 = Reserved 01 = Increment 10 = Decrement 00 = Hold (Default 2'b00)	

Table 124: LT_LINK_PARTNER_STATUS

Device A	Address: 0x01	Register Ad	dress: 0x0099	Default: 0x0000	
Bit(s)	Nat	me		Description	Access
1.153.15 / 30.153.15	LT_LP_RX_REA (RXG)	DY	receive data	as determined that training is complete and prepared to	
1.153.9:8 / 30.153.9:8	LT_LP_COEFF_S (RXG)	LT_LP_COEFF_SWG_STAT (RXG)			
1.153.7:6 / 30.153.7:6	LT_LP_COEFF_F (RXG)	LT_LP_COEFF_PS2_STAT (RXG)		update	
1.153.5:4 / 30.153.5:4	LT_LP_COEFF_F (RXG)	LT_LP_COEFF_P1_STAT (RXG)			RO
1.153.3:2 / 30.153.3:2	LT_LP_COEFF_0 (RXG))_STAT	00 = Not updated 0 update 11 = Maximum 01 = Updated 10 = Minimum 00 = Not updated		
1.153.1:0 / 30.153.1:0	LT_LP_COEFF_N (RXG)	LT_LP_COEFF_M1_STAT (RXG)			

Table 125: LT_LOCAL_DEVICE_CONTROL9

Device Address: 0x01 Register Add		lress: 0x009A	Default: 0x0000		
Bit(s)	Na	me		Description	Access

⁹ This register values reflects muxed version of the controls coming from search algorithm





1.154.15 / 30.154.15	RESERVED AP_LD_RX_TRAINED (RXG)	For TI use only (Default 1'b0) 1 = Set to communicate that manual link training is completed 0 = Normal operation (Default 1'b0)	RO <mark>/RW¹⁰</mark>
1.154.13 / 30.154.13	LT_LD_PRESET (RXG)	1 = KR preset coefficients 0 = Normal operation (Default 1'b0)	
1.154.12 / 30.154.12	LT_LD_INITIALIZE (RXG)	1 = Initialize KR coefficients 0 = Normal operation (Default 1'b0)	
1.154.9:8 / 30.154.9:8	LT_LD_COEFF_SWG (RXG)	Swing update 11 = Reserved 01 = Increment 10 = Decrement 00 = Hold (Default 2'b00)	
1.154.7:6 / 30.154.7:6	LT_LD_COEFF_PS2 (RXG)	Post2 tap control update 11 = Reserved 01 = Increment 10 = Decrement 00 = Hold (Default 2'b00)	RO/RW ¹¹
1.154.5:4 / 30.154.5:4	LT_LD_COEFF_P1 (RXG)	Coefficient K(+1) update 11 = Reserved 01 = Increment 10 = Decrement 00 = Hold (Default 2'b00)	
1.154.3:2 / 30.154.3:2	LT_LD_COEFF_0 (RXG)	Coefficient K(0) update 11 = Reserved 01 = Increment 10 = Decrement 00 = Hold (Default 2'b00)	
1.154.1:0 / 30.154.1:0	LT_LD_COEFF_M1 (RXG)	Coefficient K(-1) update 11 = Reserved 01 = Increment 10 = Decrement 00 = Hold (Default 2'b00)	

Table 126: LT_LOCAL_DEVICE_STATUS

Device Address: 0x01 Register A		Register Add	dress: 0x009B Default: 0x0000		
Bit(s)	Nai	me		Description	Access
1.155.15 / 30.155.15	LT_LD_RX_READY (RXG)		receive data	as determined that training is complete and prepared to srequesting that training continue	RO
1.155.5:4 / 30.155.4	LT_LD_COEFF_P1_STAT (RXG)		Plus 1 update 11 = Maximum 01 = Updated 10 = Minimum 00 = Not updated		
1.155.3:2 / 30.155.3:2	LT_LD_COEFF_0_STAT (RXG)		0 update 11 = Maximum 01 = Updated 10 = Minimum 00 = Not updated		

These bits are RW during manual search modeThese bits are RW during manual search mode





		Minus 1 update	
1.155.1:0 / 30.155.1:0	IT ID COEFE M1 STAT	11 = Maximum	
	LT_LD_COEFF_M1_STAT	01 = Updated	
	(RXG)	10 = Minimum	
		00 = Not updated	

Table 127: KX_STATUS

Device Address: 0x01 Register Addr		lress: 0x00A1	Default: 0x3000		
Bit(s)	Nai	me		Description	
1.161.13	KX_TX_FAULT_	KX_TX_FAULT_ABILITY (X)		Always reads 1. 1 = Has ability to detect a fault condition on transmit path 0 = Does not have ability to detect a fault condition on transmit path	
1.161.12	KX_RX_FAULT_ (X)	KX_RX_FAULT_ABILITY (X)		Always reads 1. 1 = Has ability to detect a fault condition on receive path 0 = Does not have ability to detect a fault condition on receive path	
1.161.11	KX_TX_FAULT (X)			on detected on transmit path ition detected on transmit path	RO/LH
1.161.10	KX_RX_FAULT (X)			on detected on receive path ition detected on receive path	RO/LH
1.161.0	KX_RX_SIGNAL_DETECT (X)		1 = Signal detecte 0 = Signal not det		RO

Table 128: KR_FEC_ABILITY

Device Address: 0x01		Register Address: 0x00AA		Default: 0x0003	
Bit(s)	Name		Description		Access
1.170.1	KR_FEC_ERR_A	KR_FEC_ERR_ABILITY (R)		Always reads 1. 1 = Device supports 10GBASE-R FEC error indication to PCS 0 = Device does not support 10GBASE-R FEC function error indication tx PCS	
1.170.0	KR_FEC_ABILITY (R)		Always reads 1. 1 = Device supports 10GBASE-R FEC function 0 = Device does not support 10GBASE-R FEC function		

Table 129: KR_FEC_CONTROL

Device Address: 0x01 Register Addr		ress: 0x00AB Default: 0x0000			
Bit(s)	Nai	Name		Description	Access
1.171.1	KR_FEC_ERR_IND_EN (R)		1 = Enable FEC decoder to indicate errors to PCS 0 = Disable FEC decoder error indication to PCS (Default 1'b0)		DW
1.171.0	KR_FEC_EN (R)		1 = Enable 10GBASE-R FEC function 0 = Disable 10GBASE-R FEC function (Default 1'b0)		RW



Table 130: KR_FEC_C_COUNT_1¹²

Device Address: 0x01 Register Add		lress: 0x00AC	Default: 0x0000		
Bit(s)	Name			Description	Access
1.172.15:0	KR_FEC_C_COUNT[15:0] (R)		Lower 16 bits of I	FEC corrected blocks counter	COR

Table 131: KR_FEC_C_COUNT_2

Device Address: 0x01 Register Add		ress: 0x00AD	Default: 0x0000		
Bit(s)	Nai	Name		Description	
1.173.15:0	KR_FEC_C_COUNT[31:16] (R)		Upper 16 bits of FEC corrected blocks counter		COR

Table 132: KR_FEC_UC_COUNT_1¹³

Device Address: 0x01 Register Addr		ress: 0x00AE	Default: 0x0000		
Bit(s)	Nai	Name		Description	Access
1.174.15:0	KR_FEC_UC_COUNT[15:0] (R)		Lower 16 bits of FEC Uncorrected blocks counter		COR

Table 133: KR_FEC_UC_COUNT_2

Device Address: 0x01 Register Add		ress: 0x00AF Default: 0x0000			
Bit(s)	Nai	me		Description	Access
1.175.15:0	KR_FEC_UC_COUNT[31:16] (R)		Upper 16 bits of F	EC Uncorrected blocks counter	COR

Table 134: TI_RESERVED_CONTROL(KR_VS_FEC_CONTROL_1)

Device Address: 0x01 Register Address		ress: 0x8000 Default: 0x4800			
Bit(s)	Nai	ne	Description		Access
1.32768.15:12	RESERVED KR_RX_FEC_VALID[3:0] (R)		For TI use only (Default 4'b0100) Number of valid parity count required to assert FEC Block lock (Default 4'b0100)		RW
1.32768.11:8	RESERVED KR_RX_FEC_INVALID[3:0] (R)		For TI use only (Default 4'b1000) Number of invalid parity count required to de-assert FEC Block lock (Default 4'b1000)		KW

 $^{^{12}}$ To get correct 32 bit counter value of KR_FEC_C_COUNT, Register 1.172 should be read first followed by Register 1.173

¹³ To get correct 32 bit counter value of KR_FEC_UC_COUNT, Register 1.174 should be read first followed by Register 1.175





	RESERVED	For TI use only (Default 1'b0)	
1.32768.5	KR_ FEC_SLIP_EN	1 = Enable FEC slip by 1 position	RW/SC
	(R)	0 = Disable FEC slip (Default 1'b0)	
	RESERVED	For TI use only (Default 1'b0)	
1.32768.4	KR_ FEC_FREEZE_EN	1 = Enable FEC freeze	
	(R)	0 = Disable FEC freeze (Default 1'b0)	
	RESERVED	For TI use only (Default 1'b0)	
1.32768.1	KR_RX_FEC_PN_2112_GEN_DI	1 = Disable RX FEC PN-2112 pseudo noise sequence generation	
1.32706.1	S	0 = Enable RX FEC PN-2112 pseudo noise sequence generation (Default	RW
	(R)	1'b0)	
	RESERVED	For TI use only (Default 1'b0)	
1.32768.0	KR_TX_FEC_PN_2112_GEN_DI	1 = Disable TX FEC PN-2112 pseudo noise sequence generation	
	S	0 = Enable TX FEC PN-2112 pseudo noise sequence generation (Default	
	(R)	1'b0)	

Table 135: KR_VS_FIFO_CONTROL_1

Device Address: 0x01 Register Add		dress:0x8001 Default: 0xCC4C						
Bit(s)	Na	me	Description				Access	
1.32769.15	RESERVED AUTO_XMIT_ID (R)	LE	1 = Transmit idle pattern onto LS side during Auto negotiation or link training (Default 1'b1) 0 = Normal operation				n or link	RW
1.32769.14:12	RX_FIFO_DEPTI	H[2:0]	Rx CTC FIFO depth selection $1xx = 32 \text{ deep (Default 3'b100)}$ $011 = 24 \text{ deep}$ $010 = 16 \text{ deep}$ $001 = 12 \text{ deep}$ $000 = 8 \text{ deep (No CTC function)}$					
1.32769.11:10	RX_CTC_WMK_SEL[1:0] (R)		Water mark select Works in conjunt Depth -> 11 10 01 00			LSEL setting (1) 16 High High Low Low	Default 2'b11) 12/8 NA	
1.32769.9	RX_Q_CNT_IPG (R)		0 = Normal operation. (Default 1'b0) 1 = Sequence columns are counted as IPG.					
1.32769.8	RX_CTC_Q_DRO	OP_EN	0 = Normal oper 1 = Enable Q col					
1.32769.7	XMIT_IDLE (R)		1 = Transmit idle 0 = Normal oper					
1.32769.6:4	TX_FIFO_DEPTI	H[2:0]	Tx CTC FIFO depth selection 1xx = 32 deep (Default 3'b100) 011 = 24 deep 010 = 16 deep 001 = 12 deep 000 = 8 deep (No CTC function)					
1.32769.3:2	TX_CTC_WMK_(R)	SEL[1:0]	Water mark select Works in conjunt	ction for trans	mit CTC	SEL setting (I 16 High High Low Low	Default 2'b11) 12/8 NA	





Dual Channel Multi-Rate Transceiver

Droliminar	, Datachoot	Dovicion	ΛQ
Preliminary	/ Datasheet	Revision	U.Ö


1.32769.1	TX_Q_CNT_IPG (R)	0 = Normal operation. (Default 1'b0) 1 = Sequence columns are counted as IPG.
1.32769.0	TX_CTC_Q_DROP_EN (R)	0 = Normal operation. (Default 1'b0) 1 = Enable Q column drop in TX CTC.

Table 136: KR_VS_TP_GEN_CONTROL

Device Address: 0x01 Register Ad		dress:0x8002	Default: 0x0000			
Bit(s)	Na	me		Description		
1.32770.5:4	RX_TPG_HLM_TEST_SEL[1:0] (R)		00 = High Frequency test pattern(Default 2'b00) 01 = Low Frequency test pattern 10 = Mixed Frequency test pattern 11 = Normal operation See Test pattern procedures for more information.			
1.32770.3	RX_TPG_CRPAT_TEST_EN (R)		1 = Enables XAU	tion. (Default 1'b0) I CRPAT test pattern generation procedures for more information.		
1.32770.2	RX_TPG_CJPAT_(R)	RX_TPG_CJPAT_TEST_EN (R)		tion. (Default 1'b0) T test pattern generation procedures for more information.	RW	
1.32770.1	RX_TPG_10GFC_TEST_EN (R)		0 = Normal operation. (Default 1'b0) 1 = Enables 10 GFC CJPAT test pattern generation See Test pattern procedures for more information.			
1.32770.0	RX_TPG_HLM_TEST_EN (R) 0 = Normal operation. (Default 1'b0) 1 = Enables H/L/M test pattern generation See Test pattern procedures for more information.					

Table 137: KR_VS_TP_VER_CONTROL

Device Address: 0x01 Register Add		dress:0x8003	Default: 0x0000		
Bit(s)	Nai	ne		Description	Access
1.32771.13:12	TX_TPV_HLM_TEST_SEL[1:0] (R)		01 = Low Frequent 10 = Mixed Frequent 11 = Normal oper	ency test pattern	RW
1.32771.11	TX_TPV_CRPAT_TEST_EN (R)		1 = Enables CRP	tion. (Default 1'b0) AT test pattern verification procedures for more information.	
1.32771.10	TX_TPV_CJPAT_TEST_EN (R)		1 = Enables CJPA	tion. (Default 1'b0) AT test pattern verification procedures for more information.	
1.32771.9	TX_TPV_10GFC_TEST_EN (R)		1 = Enables 10 G	tion. (Default 1'b0) FC CJPAT test pattern verification procedures for more information.	
1.32771.8	TX_TPV_HLM_TEST_EN (R)		1 = Enables H/L/I	tion. (Default 1'b0) M test pattern verification procedures for more information.	
1.32771.5:4	RESERVED RX_TPV_HLM_1 (R)	EST_SEL[1:0]	For TI use only(D 00 = High operati 01 = Low Frequen 10 = Mixed Frequent 11 = Normal oper	on. (Default 2'b00) ncy test pattern lency test pattern	







	RESERVED	For TI use only(Default 1'b0)	
1.32771.3	RX_TPV_CRPAT_TEST_EN	0 = Normal operation. (Default 1'b0)	
	(R)	1 = Enables CRPAT test pattern verification	
	RESERVED	For TI use only(Default 1'b0)	
1.32771.2	RX_TPV_CJPAT_TEST_EN	0 = Normal operation. (Default 1'b0)	
	(R)	1 = Enables CJPAT test pattern verification	
	RESERVED	For TI use only(Default 1'b0)	
1.32771.1	RX_TPV_10GFC_TEST_EN	0 = Normal operation. (Default 1'b0)	
	(R)	1 = Enables 10 GFC CJPAT test pattern verification	
		For TI use only(Default 1'b0)	
	RESERVED	Low frequency pattern will not work since HS decoder treats FC as invalid	
1.32771.0	RX_TPV_HLM_TEST_EN	character.	
	(R)	0 = Normal operation. (Default 1'b0)	
		1 = Enables H/L/M test pattern verification	

Table 138: KR_VS_CTC_ERR_CODE_LN0

Device Address: 0x01 Register Ad		lress: 0x8005 Default: 0xCE00			
Bit(s)	N	ame		Description	Access
1.32773.15:7	KR_CTC_ERR	_CODE_LN0	error condition. T control bit; remain lane 0 correspond	3-KR mode only. XGMII code to be transmitted in case of his applies to both TX and RX data paths. The msb is the ning 8 bits constitute the error code. The default value for s to 8'h9C with the control bit being 1'b1. The default ~3 correspond to LF	RW

Table 139: KR_VS_CTC_ERR_CODE_LN1


Device Address: 0x01 Register Add		lress: 0x8006	Default: 0x0000		
Bit(s)	N	ame	Description		Access
1.32774.15:7	KR_CTC_ERR	_CODE_LN1	error condition. T control bit; remain lane 1 correspond	3-KR mode only. XGMII code to be transmitted in case of his applies to both TX and RX data paths. The msb is the ning 8 bits constitute the error code. The default value for s to 8'h00 with the control bit being 1'b0. The default ~3 correspond to LF	RW

Table 140: KR_VS_CTC_ERR_CODE_LN2

Device Address: 0x01 Register Add		dress: 0x8007	Default: 0x0000		
Bit(s)	N	ame	Description		Access
1.32775.15:7	KR_CTC_ERR	_CODE_LN2	error condition. To control bit; remain lane 2 correspond	3-KR mode only. XGMII code to be transmitted in case of his applies to both TX and RX data paths. The msb is the ning 8 bits constitute the error code. The default value for s to 8'h00 with the control bit being 1'b0. The default ~3 correspond to LF	RW

Table 141: KR_VS_CTC_ERR_CODE_LN3

Device Address: 0x01 Register Address: 0x8008		dress: 0x8008	008 Default: 0x0080		
Bit(s)	N	ame		Description	Access



This document contains information about products in



1.32776.15:7	KR_CTC_ERR_CODE_LN3 (R)	Applicable in 10G-KR mode only. Error code to be transmitted in case of error condition. This applies to both TX and RX data paths. The msb is the control bit; remaining 8 bits constitute the error code. The default value for lane 3 corresponds to 8'h01 with the control bit being 1'b0. The default values for lanes 0~3 correspond to LF	RW	
--------------	-------------------------	--	----	--

Table 142: KR_VS_LN0_EOP_ERROR_COUNTER

Device Address: 0x01 Register Add		dress: 0x8010	Default: 0xFFFD		
Bit(s)	N	Name		Description	Access
1.32784.15:0	KR_LN0_EOP (R)	_ERR_COUNT	End of packet error both of the foll Termin and 3 The co	cket Error counter. Valid in 10GKR mode only or is detected when Terminate character is in lane 0 and one owing holds: nate character is not followed by /K/ characters in lanes 1, 2 olumn following the terminate column is neither K nor ared to 16'h0000 when read.	COR

Table 143: KR_VS_LN1_EOP_ERROR_COUNTER

Device Address: 0x01 Register Add		ress: 0x8011 Default: 0xFFFD			
Bit(s)	N	ame	Description		Access
1.32785.15:0	KR_LN1_EOP	_ERR_COUNT	End of packet error both of the foll Termin and 3 The co	cket Error counter. Valid in 10GKR mode only or is detected when Terminate character is in lane 1 and one owing holds: nate character is not followed by /K/ characters in lanes 2 olumn following the terminate column is neither K nor ared to 16'h0000 when read.	COR

Table 144: KR_VS_LN2_EOP_ERROR_COUNTER

Device Address: 0x01 Register Add		ress: 0x8012 Default: 0xFFFD			
Bit(s)	N	ame	Description		Access
1.32786.15:0	KR_LN2_EOP_ (R)	_ERR_COUNT	End of packet error or both of the foll Termin The co	cket Error counter. Valid in 10GKR mode only or is detected when Terminate character is in lane 2 and one owing holds: nate character is not followed by /K/ characters in lane 3 olumn following the terminate column is neither K nor ared to 16'h0000 when read.	COR

Table 145: KR_VS_LN3_EOP_ERROR_COUNTER

Device Address: 0x01 Register Add		dress: 0x8013	Default: 0xFFFD		
Bit(s)	N	ame		Description	Access
1.32787.15:0	KR_LN3_EOP_	_ERR_COUNT	End of packet erro	cket Error counter. Valid in 10GKR mode only or is detected when Terminate character is in lane 3 and the the terminate column is neither K nor A . ared to 16'h0000 when read.	COR








Table 146: KR_VS_TX_CTC_DROP_COUNT

Device Address: 0x01 Register Add		dress: 0x8014	Default: 0xFFFD		
Bit(s)	N:	ame		Description	Access
1.32788.15:0	TX_CTC_DRO	TX_CTC_DROP_COUNT (R)		er of idle drops in the transmit CTC.	COR

Table 147: KR_VS_TX_CTC_INSERT_COUNT

Device Address: 0x01 Register Add		dress: 0x8015	Default: 0xFFFD		
Bit(s)	Na	ame		Description	Access
1.32789.15:0	TX_CTC_INS_ (R)	COUNT	Counter for numb	er of idle inserts in the transmit CTC.	COR

Table 148: KR_VS_RX_CTC_DROP_COUNT

Device Address: 0x01 Register Add		dress: 0x8016	Default: 0xFFFD		
Bit(s)	Na	ame		Description	Access
1.32790.15:0	RX_CTC_DRC	P_COUNT	Counter for numb	er of idle drops in the receive CTC.	COR

Table 149: KR_VS_RX_CTC_INSERT_COUNT

Device Address: 0x01 Register Add		dress: 0x8017	Default: 0xFFFD		
Bit(s)	Na	Name		Description	Access
1.32791.15:0	RX_CTC_INS_ (R)	COUNT	Counter for numb	er of idle inserts in the receive CTC.	COR

Table 150: KR_VS_STATUS_1

Device Address: 0x01 Register Addr		dress: 0x8018	Default: 0x0000		
Bit(s)	Name		Description		Access
1.32792. 15	TX_TPV_TP_SYNC (R)		0 = Test pattern sync is not achieved on Tx side 1 = Test pattern sync is achieved on Tx side		- RO
1.32792.11	RESERVED RX_TPV_TP_SYNC (R)		For TI use only 0 = Test pattern sync is not achieved on Rx side 1 = Test pattern sync is achieved on Rx side		
1.32792. 5	INVALID_S_COL_ERR (R)		1 = Indicates invalid start (S) column error detected		RO/LH



1.32792. 4	INVALID_T_COL_ERR (R)	1 = Indicates invalid terminate (T) column error detected	
1.32792. 3	INVALID_XGMII_LN3 (R)	1 = Indicates invalid XGMII character detected in Lane 3	
1.32792. 2	INVALID_XGMII_LN2 (R)	1 = Indicates invalid XGMII character detected in Lane 2	
1.32792. 1	INVALID_XGMII_LN1 (R)	1 = Indicates invalid XGMII character detected in Lane 1	
1.32792. 0	INVALID_XGMII_LN0 (R)	1 = Indicates invalid XGMII character detected in Lane 0	

Table 151: KR_VS_TX_CRCJ_ERR_COUNT_1¹⁴

Device Address: 0x01 Register Address		dress: 0x8019	Default: 0xFFFF		
Bit(s)	Name		Description		Access
1.32793.15:0	TX_TPV_CR_0 T[31:16] (R)	CJ_ERR_COUN	Error Counter for	CR/CJ test pattern verification on Tx side. MSB's [31:16]	COR

Table 152: KR_VS_TX_CRCJ_ERR_COUNT_2

Device Address: 0x01 Register Add		dress: 0x801A	Default: 0xFFFD		
Bit(s)	N	Name		Description	
1.32794.15:0	TX_TPV_CR_ T[15:0] (R)	CJ_ERR_COUN	Error Counter for	CR/CJ test pattern verification on Tx side LSB's [15:0]	COR

Table 153: KR_VS_TX_LN0_HLM_ERR_COUNT

Device Address: 0x01 Register Add		lress: 0x801B	Default: 0xFFFD		
Bit(s)	Name		Description		Access
1.32795.15:0	TX_TPV_LN0_ 5:0] (R)	-		H/L/M test pattern verification on Lane 0 of Tx side	COR

Table 154: KR_VS_TX_LN1_HLM_ERR_COUNT

Device Address: 0x01 Register Add		lress: 0x801C	Default: 0xFFFD		
Bit(s)	N	ame		Description	Access

¹⁴ User has to make sure that register 0x8019 is read first and then register 0x801A. If user reads register 0x801A before reading register 0x8019, then the count value read through register 0x8019 may not be correct





	TX_TPV_LN1_ERR_COUNT[1		
1.32796.15:0	5:0]	Error Counter for H/L/M test pattern verification on Lane 1 of Tx side	COR
	(R)		

Table 155: KR_VS_TX_LN2_HLM_ERR_COUNT

Device Address: 0x01 Register Addr		lress: 0x801D	Default: 0xFFFD		
Bit(s)	Name		Description		Access
1.32797.15:0	TX_TPV_LN2_ 5:0] (R)	ERR_COUNT[1	Error Counter for	H/L/M test pattern verification on Lane 2 of Tx side	COR

Table 156: KR_VS_TX_LN3_HLM_ERR_COUNT

Device Address: 0x01 Register		Register Ado	lress: 0x801E	Default: 0xFFFD	
Bit(s)	Name		Description		Access
1.32798.15:0	TX_TPV_LN3_ 5:0] (R)	-		H/L/M test pattern verification on Lane 3 of Tx side	COR

Table 157: TI_RESERVED_STATUS(KR_VS_RX_LN0_HLM_ERR_COUNT)

Device Address: 0x01 Reg		Register Ado	lress: 0x801F	Default: 0xFFFD	
Bit(s)	N	Name		Description	
1.32799.15:0	RESERVED RX_TPV_LN0 15:0] (R)	_ERR_COUNT[For TI use only Error Counter for	H/L/M test pattern verification on Lane 0 of Rx side	COR

Table 158: TI_RESERVED_STATUS(KR_VS_RX_LN1_HLM_ERR_COUNT)

Device Address: 0x01 Register Add		ress: 0x8020 Default: 0xFFFD			
Bit(s)	Name		Description		Access
1.32800.15:0	RESERVED RX_TPV_LN1 15:0] (R)	_ERR_COUNT[For TI use only Error Counter for	H/L/M test pattern verification on Lane 1 of Rx side	COR

Table 159: TI RESERVED STATUS(KR VS RX LN2 HLM ERR COUNT)

Device Address: 0x01 Register Addr		ress: 0x8021 Default: 0xFFFD			
Bit(s)	Name		Description		Access
1.32801.15:0	RESERVED RX_TPV_LN2 15:0] (R)	ERR_COUNT[For TI use only Error Counter for	H/L/M test pattern verification on Lane 2 of Rx side	COR



This document contains information about products in development. Divulging information in the document without the express written consent of Texas

Instruments is strictly prohibited.

Table 160: TI_RESERVED_STATUS(KR_VS_RX_LN3_HLM_ERR_COUNT)

Device Address: 0x01 Register Address		dress: 0x8022	Default: 0xFFFD		
Bit(s)	Name		Description		Access
1.32802.15:0	RESERVED RX_TPV_LN3 15:0] (R)	RX_TPV_LN3_ERR_COUNT[15:0]		H/L/M test pattern verification on Lane 3 of Rx side	COR

Table 161: TI_RESERVED_STATUS(KR_VS_RX_CRCJ_ERR_COUNT_1) 15

Device Address: 0x01 Register Add		dress: 0x8023	Default: 0xFFFF		
Bit(s)	Name			Description	
1.32803.15:0	RESERVED RX_TPV_CR_CJ_ERR_COUN T[31:16] (R)		For TI use only Error Counter for	CR/CJ test pattern verification on Rx side. MSB's [31:16]	COR

Table 162: TI_RESERVED_STATUS(KR_VS_RX_CRCJ_ERR_COUNT_2)

Device Address: 0x01 Register Add		dress: 0x8024	Default: 0xFFFD		
Bit(s)	Name		Description		Access
1.32804.15:0	RESERVED RX_TPV_CR_0 T[15:0] (R)	RX_TPV_CR_CJ_ERR_COUN T[15:0]		CR/CJ test pattern verification on Rx side. LSB's [15:0]	COR

Table 163: TI_RESERVED_CONTROL(LT_VS_CONTROL_1)

Device Address: 0x01 Register Addr		dress: 0x9000	Default: 0x0249		
Bit(s)	Na	me		Description	Access
1.36864.9:4 / 30.36864.9:4	RESERVED AP_LIMIT_INIT_ (RXG)	X[5:0]		Default 6'b100100) controlling v2 keep out region	RW
1.36864.3 / 30.36864.3	RESERVED AT_AUTODIS_M (RXG)	IAXWAIT	1 = Autotrain con AP_MAX_WAIT	Default 1'b1) autotrain is enabled. tinues even after timer value specified in TIMER expires s after timer value specified in AP_MAX_WAIT_TIMER	
1.36864.2 / 30.36864.2	RESERVED AP_USE_EXT_IN (RXG)	NIT		Default 1'b0) n[32:14] values as initial tap weight on INIT command defined tap weights	
1.36864.1 / 30.36864.1	RESERVED AP_CONST_VPK (RXG)	_MODE	For TI use only (I 1 = Main cursor for the cursor	orced to 0	

 $^{^{15}}$ User has to make sure that register 0x8023 is read first and then register 0x8024. If user reads register 0x8024 before reading register 0x8023, then the count value read through register 0x8023 may not be correct





1.36864.0 /	RESERVED	For TI use only (Default 1'b1)	
30.36864.0	AP_LIMIT_MODE	1 = Disable ps2 tap ad swing requests	
30.30804.0	(RXG)	0 = Allow ps2 tap and swing requests	

Table 164: TI_RESERVED_CONTROL(LT_VS_CONTROL_2)

Device Ac	Device Address: 0x01 Register Add		dress: 0x9001	Default: 0x0200		
Bit(s)	Nai	me		Description		
1.36865.15 / 30.36865.15	RESERVED AP_FRAME_PRE (RXG)	SSERR_EN	0 = Framing error	s are treated as PRBS11 errors s are not treated as PRBS11 errors		
1.36865.14 / 30.36865.14	RESERVED AP_SINGLE_STI (RXG)	<mark>EP</mark>	read via MDIO	Default 1'b0) ses at strategic points to allow intermediate values to be s to complete without user intervention	RW	
1.36865.13 / 30.36865.13	RESERVED AP_NEXT_STEP (RXG)		0 = Normal opera	nue from the paused state of autotrain tion	RW/SC	
1.36865.12 / 30.36865.12	RESERVED AP_RST_READ_POINTER (RXG)		1 = Pulse to reset 0 = Normal opera	For TI use only (Default 1'b0) 1 = Pulse to reset the pointers of autotrain results 0 = Normal operation		
1.36865.11:9 / 30.36865.11:9	RESERVED AP_SEARCH_MG (RXG)	DDE[2:0]	001 = Full region 010 = Auto search	n, autotrain disabled search, autotrain disabled n, autotrain enabled search, autotrain enabled		
1.36865.8 / 30.36865.8	RESERVED AP_FIVE_EN (RXG)			Default 1'b0) ass 5x5 grid checks ass 3x3 grid checks		
1.36865.7:4 / 30.36865.7:4	RESERVED AP_RX_RESET_I (RXG)	MASK[3:0]		ing serdes RX reset after issuing INIT command		
1.36865.3:2 / 30.36865.3:2	RESERVED AP_PRBS_ERR_S (RXG)	SEL[1:0]	For TI use only (I Number of PRBS 2'b00) 00 = 1 Error 01 = 2 Errors 10 = 4 Errors 11 = 8 Errors	Default 2'b00) 11 errors allowed before prbs error status asserts (Default	RW	
1.36865.1 / 30.36865.1	RESERVED AP_CONTINUOU (RXG)	JS_TRAIN	For TI use only (I 1 = Force continu 0 = Normal opera	<mark>ous training</mark>		
1.36865.0 / 30.36865.0	RESERVED AP_FULL_SEAR (RXG)	СН	For TI use only (I	Default 1'b0) cross full pre/post cursor space		

Table 165: TI_RESERVED_CONTROL(LT_VS_TRAIN_MAX_TIMER_CTRL _1)

Device Address: 0x01 Register Add		dress: 0x9002	Default: 0x1335			
	Bit(s)	Nai	ne	Description		Access
	1.36866.12:0 / 30.36866.12:0	RESERVED AP_MAX_WAIT (RXG)	_TIMER[28:16]	number of clock of	Default 13'h1335) Ex wait timer used in train sm. Should be programmed with cycles to count 500ms. Default value for entire timer is (Default 13'h1335)	RW





Table 166: TI_RESERVED_CONTROL(LT_VS_TRAIN_MAX_TIMER_CTRL _2)

Device Address: 0x01 Register Add		dress: 0x9003	Default: 0x5E29		
Bit(s)	Nai	me	Description		Access
1.36867.15:0 / 30.36867.15:0	RESERVED AP_MAX_WAIT (RXG)	_TIMER[15:0]	number of clock of	Default 16'h5E29) Ex wait timer used in train sm. Should be programmed with cycles to count 500ms. Default value for entire timer is (Default 16'h5E29)	RW

Table 167: TI_RESERVED_CONTROL(LT_VS_TRAIN_WAIT_TIMER_CTRL_1)

Device Ad	ldress: 0x01	Register Ado	dress: 0x9004	Default: 0x007F	
Bit(s)	Nai	ne		Description	Access
1.36868.6:0 /	RESERVED		For TI use only (I	Default 7'h7F)	
30.36868.6:0	AP_FRAME_COUNT[6:0]		Number of frames to be transmitted after local and remote RX are trained		RW
30.30808.0.0	(RXG)		(Default 7'h7F)		

Table 168: TI_RESERVED_CONTROL(LT_VS_PRBS_PKT_COUNT_CTRL)

Device Address: 0x01 Register Ad		dress: 0x9005	Default: 0x1C00		
Bit(s)	Na	me		Description	Access
1.36869.15:0 / 30.36869.15:0	RESERVED AP_PRBS_PKT_0 (RXG)	COUNT[15:0]	For TI use only (I Number of packet	Default 16'h1C00) s to perform PRBS11 checks on per tap setting	RW

Table 169: TI_RESERVED_CONTROL(LT_VS_SETTLE_TIMER_CTRL)

Device Address: 0x01 Register Add		dress: 0x9006	Default: 0x0000		
Bit(s)	Na	me		Description	Access
1.36870.15:0 / 30.36870.15:0	RESERVED AP_SETTLE_TIM (RXG)	<mark>/</mark> Е[15:0]	For TI use only (I Settle time for BE	Default 16'h0000) R test in training packets	RW

Table 170: TI_RESERVED_CONTROL(AT_RX_SETTLE_TIMER)

Device Address: 0x01 Register Add		dress: 0x9007	Default: 0x5120		
Bit(s)	Na	me		Description	Access
1 26071 15.0 /	RESERVED		For TI use only (I	Default 16'h5120)	
1.36871.15:0 / 30.36871.15:0	AT_RX_SETTLE	AT_RX_SETTLE_TIME[15:0]		when changing Rx settings before requesting swing or link	RW
30.308/1.13:0	(RXG)		training.		

Table 171: TI_RESERVED_CONTROL(AT_VS_SWING_TIMER)

Device Address: 0x01 Register Addr		dress: 0x9008	Default: 0xC018		
Bit(s)	Name			Description	Access





1.36872.15:0 / 30.36872.15:0	RESERVED AT_SWING_TIME[15:0] (RXG)	For TI use only (Default 16'hC018) Wait timer used when adjusting swing.	RW
---------------------------------	------------------------------------	---	----

Table 172: TI_RESERVED_CONTROL(AT_VS_LT_TIMEOUT)

Device Address: 0x01		Register Ado	dress: 0x9009	Default: 0xE667		
Bit(s)	Bit(s) Name		Description		Access	
1.36873.15:0 / 30.36873.15:0	RESERVED AT_LT_TIMEOUT[15:0] (RXG)		For TI use only (I Wait timer used w	Default 16'hE667) vhen executing link training.	RW	

Table 173: TI_RESERVED_CONTROL(AT_VS_CDR_PRBS_PKT_COUNT_CTRL)

Device Address: 0x01		Register Address: 0x900A		Default: 0x5E8F	
Bit(s)	Bit(s) Name		Description		Access
1.36874.15:0 /	RESERVED AT_CDR_PRBS_PKT_CNT[15:0] (RXG)		For TI use only (Default 16'h5E8F) Packet count for BER test after link training during CDR optimization phase		RW
30.36874.15:0					
30.3007 1.13.0			of autotrain learn mode		

Table 174: TI_RESERVED_CONTROL(AT_VS_FT_PRBS_PKT_COUNT_CTRL)

Device Address: 0x01		Register Address: 0x900B		Default: 0xAFAF	
Bit(s)	Bit(s) Name		Description		Access
1.36875.15:0 /	RESERVED			For TI use only (Default 16'hAFAF)	
30.36875.15:0	AT_FT_PRBS_PKT_CNT[15:0] (RXG)		Packet count for BER test after link training during fine tuning phase of autotrain learn mode		RW

Table 175: TI_RESERVED_CONTROL(AT_VS_PRBS_PKT_COUNT_CTRL)

Device Address: 0x01		Register Ado	dress: 0x900C	Default: 0x0800		
Bit(s)	Name		Description		Access	
1.36876.15:0 / 30.36876.15:0	RESERVED AT_PRBS_PKT_CNT[15:0] (RXG)		For TI use only (I Number of packet	Default 16'h0800) is to perform PRBS11 checks on per tap setting	RW	

Table 176: TI_RESERVED_CONTROL(AT_VS_FT_FAST_PKT_COUNT_CTRL)

Device Address: 0x01		Register Address: 0x900D		Default: 0x461A	
Bit(s)	Bit(s) Name		Description		Access
1.36877.15:0 / 30.36877.15:0	RESERVED AT_FT_FAST_PKT_CNT[15:0] (RXG)		2 \	Default 16'h461A) BER test after link training during autotrain fast mode	RW

Table 177: TI RESERVED CONTROL(AT VS VALUE CTRL 1)





Bit(s)	Name	Description	Access
1.36878.14:12: / 30.36878.14:12	RESERVED AT_MIN_EQPRE[2:0] (RXG)	For TI use only (Default 3'b001) Minimum value for HS EQPRE during autotrain learn mode	
1.36878.10:8: / 30.36878.10:8	RESERVED AT_MAX_EQPRE[2:0] (RXG)	For TI use only (Default 3'b111) Maximum value for HS EQPRE during autotrain learn mode	
1.36878.7:6 / 30.36878.7:6	RESERVED AT_MIN_CDRFMULT[1:0] (RXG)	For TI use only (Default 2'b00) Minimum value for HS CDRMULT during autotrain learn mode	RW
1.36878.5:4 / 30.36878.5:4	RESERVED AT_MAX_CDRFMULT[1:0] (RXG)	For TI use only (Default 2'b10) Maximum value for HS CDRMULT during autotrain learn mode	KW
1.36878.3:2 / 30.36878.3:2	RESERVED AT_MIN_CDRTHR[1:0] (RXG)	For TI use only (Default 2'b00) Minimum value for HS CDRTHR during autotrain learn mode	
1.36878.1:0 / 30.36878.1:0	RESERVED AT_MAX_CDRTHR[1:0] (RXG)	For TI use only (Default 2'b11) Maximum value for HS CDRTHR during autotrain learn mode	

Table 178: TI_RESERVED_CONTROL(AT_VS_VALUE_CTRL_2)


Device Address: 0x01 Register Addr		dress: 0x900F	Default: 0x7003		
Bit(s)	Name			Description	Access
1.36879.15:13 / 30.36879.15:13	RESERVED AT_SWING_RX_CNT[2:0] (RXG)		For TI use only (I Value to control rattempting to adju		
1.36879.12:4 / 30.36879.12:4	RESERVED AT_ADCGAIN_TARGET[8:0] (RXG)		For TI use only (Default 9'b100000000) Target value for HS Serdes adegain output when optimizing swing in autotrain learn mode		- RW
1.36879.2:0 / 30.36879.2:0	RESERVED AT_MAX_SWIN (RXG)	[G[2:0]	For TI use only (I Maximum HS SW	Default 3'b011) /ING value to try during swing optimization.	N VV

Table 179: TI_RESERVED_CONTROL(AT_VS_MASK_CTRL)

Device Address: 0x01 Register Addr		dress: 0x9010	Default: 0x0851		
Bit(s)	Name			Description	Access
1.36880.14:8 / 30.36880.14:8	RESERVED AT_REPEAT_COUNT[6:0] (RXG)		For TI use only (Default 7'h08) Number of times to repeat link training at a particular setting to establish repeatability.		- RW
1.36880.7:0 / 30.36880.7:0	RESERVED AT_MASK[7:0] (RXG)		For TI use only (I	Default 8'h51) vhich parameters are swept during autotrain normal mode.	KW

Table 180: TI_RESERVED_CONTROL(AT_VS_LEARN_CTRL)

Device Address: 0x01 Register		Register Ado	dress: 0x9011	Default: 0x1EFF	
Bit(s)	Name		Description		Access
1.36881.12 / 30.36881.12	RESERVED AT_USE_MIN_ (RXG)	AT_USE_MIN_CDRTHR		Default 1'b1) ks lowest HS CDRTHR value that had 0 errors ks middle HS CDRTHR value that had 0 errors	RW







Dual Channel Multi-Rate Transceiver

Preliminary Datasheet Revision 0.8

1.36881.11:9 / 30.36881.11:9	RESERVED AT_LEARN_CTL[1:0] (RXG)	For TI use only (Default 3'b111) Mask to control which autotrain learn mode phases are executed.
1.36881.8 / 30.36881.8	RESERVED AT_LEARN_MODE (RXG)	For TI use only (Default 1'b0) 1 = Enable autotrain learn mode 0 = Disable autotrain learn mode
1.36881.7:0 / 30.36881.7:0	RESERVED AT_LEARN_MASK[7:0] (RXG)	For TI use only (Default 8'hFF) Mask to control which parameters are swept during autotrain learn mode.

Table 181: TI_RESERVED_STATUS (LT_VS_TRAIN_STATUS)

Device Address: 0x01 Register Addr		lress: 0x9020	Default: 0x0000			
Bit(s)	Nai	me		Description	Access	
1.36896.12:8 / 30.36896.12:8	RESERVED AT_STATE[4:0] (RXG)		For TI use only. Indicates autotrain	For TI use only. Indicates autotrain SM state		
1.36896.5 / 30.36896.5	RESERVED AT_COMPLETE_STATUS (RXG)		For TI use only When High, indic	ates autotrain is failed	-	
1.36896.4:3 / 30.36896.4:3	RESERVED AT_RUN_STATUS[1:0] (RXG)		For TI use only Indicates autotrain 00 = Auto train is 01 = Auto train is 10 = Auto train is 11 = Auto train is	not run running paused	RO	
1.36896.2:1 / 30.36896.2:1	RESERVED AT_PHASE_STA (RXG)	TUS[1:0]	For TI use only. Indicates autotrain 00 = Swing Phase 01 = CDR Phase 10 = Fine tuning I 11 = Fast mode Pl			
1.36896.0 / 30.36896.0	RESERVED LT_FAIL_LH (RXG)		For TI use only Link training fail is latched high ver	status. When high, indicates link training has failed. This bit	RO/LH	

Table 182: TI_RESERVED_STATUS (LT_VS_PRBS_ERROR_COUNTER)

Device Address: 0x01 Register Add		ress: 0x9021 Default: 0xFFFD			
Bit(s)	Nai	me		Description	Access
1.36897.15:0 / 30.36897.15:0	RESERVED AP_PRBS_ERR_0 (RXG)	COUNT[15:0]	For TI use only PRBS11 error cou	inter. Applicable in MDIO manual training mode	COR

Table 183: TI_RESERVED_STATUS(LT_VS_BER_ECOUNT_STATUS)

Device Address: 0x01 Register Add		ress: 0x9022 Default: 0x0000			
Bit(s)	Name		Description		Access
1.36898.15:0 / 30.36898.15:0	RESERVED AP_BER_ECOUN (RXG)	VT_DATA[15:0]	For TI use only BER data for curr	ently selected Post-cursor across all Pre-cursor settings	RO



Table 184: TI_RESERVED_STATUS(AT_FINAL_METRICS_STATUS)

Device Address: 0x01 Register A		Register Ado	dress: 0x9023	Default: 0x0000	0000	
Bit(s)	Nai	me		Description	Access	
1.36899.15:0 / 30.36899.15:0	RESERVED AT_FINAL_METRICS[15:0] (RXG)			ics (count and best distance) associated with TINGS. This register must be read first before reading TINGS	RO	

Table 185: TI_RESERVED_STATUS(AT_FINAL_SETTINGS_STATUS)

Device Address: 0x01		Register Address: 0x9024		Default: 0x0000	
Bit(s)	Name		Description		Access
1.36900.15:0 /	RESERVED		For TI use only		
30.36900.15:0	AT_FINAL_SETTINGS[15:0]		Read returns best 32 settings in sorted order. Insert pointer is rest to the best		RO
	(RXG)		settings when AP	RST_READ_POINTER is set	

Table 186: TI_RESERVED_STATUS(AT_SWING_STATUS)

Device Address: 0x01 Register Add		dress: 0x9025	Default: 0x0000		
Bit(s)	Name		Description		Access
1.36901.15:0 / 30.36901.15:0	RESERVED AT_SWING_STA (RXG)	.TUS[15:0]	For TI use only Read returns resu	lts from swing phase.	RO

Table 187: TI_RESERVED_STATUS(AT_CDR1_STATUS)

Device Address: 0x01 Register Add		dress: 0x9026	Default: 0x0000		
Bit(s)	Name		Description		Access
1.36902.15:0 / 30.36902.15:0	RESERVED AT_CDR1_STAT (RXG)	US[15:0]	For TI use only Read returns resul	its from CDR1 phase.	RO

Table 188: TI_RESERVED_STATUS(AT_CDR2_STATUS)

Device Ad	dress: 0x01	Register Ado	dress: 0x9027	Default: 0x0000	
Bit(s)	Nai	Name		Description	Access
1.36903.9:0 / 30.36903.9:0	RESERVED AT_CDR2_STAT (RXG)	US[9:0]	For TI use only Read returns resul	its from CDR2 phase.	RO

Table 189: TI_RESERVED_STATUS(AT_RANGE_DATA_1)

Device A	evice Address: 0x01 Register Address: 0x9028		dress: 0x9028	Default: 0x0000		
Bit(s)	Na	me		Description	Access	





1.36904.11:0 /	RESERVED AT RANGE DATA[27:16]	For TI use only	RO
30.36904.11:0	(RXG)	11 MSB's of AT_RANGE_DATA[27:0] value.	RO

Table 190: TI_RESERVED_STATUS(AT_RANGE_DATA_0)

Device Ad	dress: 0x01	Register Ado	dress: 0x9029	Default: 0x0000	
Bit(s)	Nai	ame		Description	Access
1.36905.15:0 / 30.36905.15:0	RESERVED AT_RANGE_DAT (RXG)	ΓΑ[15:0]	For TI use only 16 LSB's of AT_I	RANGE_DATA[27:0] value.	RO



PCS REGISTERS

Below registers can be accessed only in Clause 45 mode and with device address field set to 0x03 (DEVADD [4:0] = 5'b00011). Valid only when device is in 10GBASE-KR mode.

Table 191: PCS_CONTROL

Device Address: 0x03 Register Add		dress: 0x0000	Default: 0x0000		
Bit(s)	Name			Description	
3.0.15	PCS_RESET (R)		asserting RESET	th and MDIO registers of all channels. Equivalent to N. tion (Default 1'b0)	RW/SC
3.0.14	PCS_LOOPBACK (R)	(loopback Same as shallow local loopback in 10G-KR mode. tion (Default 1'b0)	RW
3.0.11	PCS_LP_MODE (R)		1 = Enable power 0 = Normal opera	down mode tion (Default 1'b0)	RW

Table 192: PCS_STATUS_1

Device Address: 0x03 Register Addr		dress: 0x0001	Default: 0x0002		
Bit(s)	Name			Description	
3.1.7	PCS_FAULT (R)		0 = No fault cond	n detected on either PCS TX or PCS RX ition detected after Register 3.8 is read and no fault condition occurs after	RO
3.1.2	PCS_RX_LINK (R)		1 = PCS receive link is up 0 = PCS receive link is down		RO/LL
3.1.1	PCS_LP_ABILIT	Y	Always reads 1. 1 = Supports low 0 = Does not supp	power mode oort low power mode	RO

Table 193: PCS_STATUS_2

Device A	Address: 0x03	Register Ad	dress: 0x0008	Default: 0x8001	
Bit(s)	Nai	me		Description	
3.8.15:14	DEV_PRESENT (R)		Always reads 2'b10. 0x = No device responding at this address 10 = Device responding at this address 11 = No device responding at this address		RO
3.8.11	PCS_TX_FAULT (R)		1 = Fault condition detected on transmit path 0 = No fault condition detected on transmit path		RO/LH
3.8.10	PCS_RX_FAULT (R)		1 = Fault condition detected on receive path 0 = No fault condition detected on receive path		RO/LH
3.8.0	PCS_10GBASER_CAPABLE (R)		Always reads 1. 1 = PCS is able to support 10GBASE-R PCS type 0 = PCS not able to support 10GBASE-R PCS type		RO





Table 194: KR_PCS_STATUS_1

Device Address: 0x03 Register Add		dress: 0x0020	Default: 0x0004		
Bit(s)	Name			Description	Access
3.32.12	PCS_RX_LINK_STATUS (R)		1 = 10GBASE-R PCS receive link up 0 = 10GBASE-R PCS receive link down		
3.32.2	PCS_PRBS31_ABILITY (R)		Always reads 1. 1 = PCS is able to support PRBS31 pattern testing 0 = PCS is not able to support PRBS31 testing		RO
3.32.1	PCS_HI_BER (R)		1 = High BER condition detected 0 = High BER condition not detected		RO
3.32.0	PCS_BLOCK_LC (R)	OCK	1 = PCS locked to receive blocks 0 = PCS not locked to receive blocks		

Table 195: KR_PCS_STATUS_2


Device Address: 0x03 Register Addr		dress: 0x0021	Default: 0x0000		
Bit(s)	Nai	me		Description	
3.33.15	PCS_BLOCK_LOCK_LL (R)		1 = PCS locked to receive blocks 0 = PCS not locked to receive blocks		RO/LL
3.33.14	PCS_HI_BER_LH (R)		1 = High BER condition detected 0 = High BER condition not detected		RO/LH
3.33.13:8	PCS_BER_COUNT[5:0] (R)		Value indicating number of times BER state machine enters BER_BAD_SH state		COR
3.33.7:0	PCS_ERR_BLOCK_COUNT[7:0] (R)		Value indicating number of times RX decode state machine enters RX_E state in functional mode. Same value is also reflected in 30.16 and reading either register clears the counter value.		COR

Table 196: PCS_TP_SEED_A0

Device Address: 0x03 Register Add		dress: 0x0022	Default: 0x0000		
Bit(s)	Nai	ne		Description	Access
3.34.15:0	PCS_TP_SEED_A[15:0] (R)		Test pattern seed	A bits 15-0	RW

Table 197: PCS_TP_SEED_A1

Device Ad	ddress: 0x03 Register Address: 0x0023		dress: 0x0023	Default: 0x0000		
Bit(s)	Nai	ne		Description	Access	







3.35.15:0	PCS_TP_SEED_A[31:16] (R)	Test pattern seed A bits 31-16	RW
-----------	-----------------------------	--------------------------------	----

Table 198: PCS_TP_SEED_A2

Device Address: 0x03		Register Ado	dress: 0x0024	Default: 0x0000	
Bit(s)	Nai	me		Description	Access
3.36.15:0	PCS_TP_SEED_A (R)	A[47:32]	Test pattern seed	A bits 47-32	RW

Table 199: PCS_TP_SEED_A3

Device Address: 0x03		Register Ado	dress: 0x0025	Default: 0x0000	
Bit(s)	Bit(s) Name			Description	Access
3.37.9:0	PCS_TP_SEED_A[57:48] (R)		Test pattern seed	A bits 57-48	RW

Table 200: PCS_TP_SEED_B0

Device Address: 0x03		Register Ado	dress: 0x0026	Default: 0x0000	
Bit(s)	Nai	Name		Description	Access
3.38.15:0	PCS_TP_SEED_B[15:0] (R)		Test pattern seed	B bits 15-0	RW

Table 201: PCS_TP_SEED_B1

Device Address: 0x03 Register		Register Ado	dress: 0x0027	Default: 0x0000	
Bit(s)	Name		Description		Access
3.39.15:0	PCS_TP_SEED_B[31:16] (R)		Test pattern seed	B bits 31-16	RW

Table 202: PCS_TP_SEED_B2

Device Address: 0x03		Register Ado	dress: 0x0028	Default: 0x0000	
Bit(s)	Nai	me		Description	Access
3.40.15:0	5:0 PCS_TP_SEED_B[47:32] (R)		Test pattern seed	B bits 47-32	RW








Table 203: PCS_TP_SEED_B3

Device Address: 0x03		Register Ado	dress: 0x0029	Default: 0x0000	
Bit(s)	Nai	ne		Description	Access
3.41.9:0	PCS_TP_SEED_B[57:48] (R)		Test pattern seed	B bits 57-48	RW

Table 204: PCS_TP_CONTROL

Device Address: 0x03 Register Addr		lress: 0x002A	Default: 0x0000		
Bit(s)	Name			Description	Access
3.42.5	PCS_PRBS31_RX_TP_EN (R)			1 = Enable PRBS31 test pattern verification on receive path 0 = Normal operation (Default 1'b0)	
3.42.4	PCS_PRBS31_TX_TP_EN (R)		1 = Enable PRBS 0 = Normal opera		
3.42.3	PCS_TX_TP_EN (R)		1 = Enable transm 0 = Normal opera	DW	
3.42.2	PCS_RX_TP_EN (R)		1 = Enable receive test pattern verification 0 = Normal operation (Default 1'b0)		RW
3.42.1	PCS_TP_SEL (R)		1 = Square wave test pattern 0 = Pseudo random test pattern (Default 1'b0)		
3.42.0	PCS_DP_SEL (R)		1 = 0'S data patter 0 = LF data patter		

Table 205: PCS_TP_ERR_COUNT

Device Address: 0x03		Register Address: 0x002B		Default: 0x0000	
Bit(s)	Nai	me	Description		Access
3.43.15:0	PCS_TP_ERR_CC	OUNT[15:0]	during the test pat PRBS31 test patte	counter. This counter reflects number of errors occurred tern mode selected through PCS_TP_CONTROL. In error verification mode, counter value indicates the number of thave 1 or more bit errors.	COR

Table 206: PCS_VS_CONTROL

Device Address: 0x03 Register Add		dress: 0x8000	Default: 0x00B0		
Bit(s)	Nar	ne		Description	Access





3.32768.7:4	PCS_SQWAVE_N (R)	Sets number of repeating 0's followed by repeating 1's during square wave test pattern generation mode (Default 4'1011)	RW
3.32768.3	RESERVED SPARE (R)	For TI use only (Default 1'b0)	RW
3.32768.2	PCS_RX_DEC_CTRL_CHAR (R)	PCS RX Decode control character selection. Determines what control characters are passed 0 = A/K/R control characters are changed to Idles. Reserved characters passed through (Default 1'b0) 1 = A/K/R control characters are passed through as is	RW
3.32768.1	PCS_DESCR_DISABLE (R)	De-scrambler control in 10GKR RX PCS 1 = Disable descrambler 0 = Enable descrambler (Default 1'b0)	RW
3.32768.0	PCS_SCR_DISABLE (R)	Scrambler control in 10GKR TX PCS 1 = Disable scrambler 0 = Enable scrambler (Default 1'b0)	RW

Table 207: PCS_VS_STATUS

Device Address: 0x03 Register Add		dress: 0x8010	Default: 0x00FD		
Bit(s)	Name			Description	Access
3.32784.13	UNCORR_ERR_STATUS (R)		1 = Uncorrectable	1 = Uncorrectable block error found	
3.32784.12	CORR_ERR_STATUS (R)		1 = Correctable bl	1 = Correctable block error found	
3.32784.8	PCS_TP_ERR (R)		PCS test pattern v 1 = Error occurred Number of errors register	RO/LH	
3.32784.7:0	RESERVED PCS_ENC_ERR_(R)	COUNT[7:0]	register For TI use only. PCS encoder error counter. This counter increment whenever following error condition occurs in the PCS encoder in 10GKR datapath. a) Invalid control codes b) Invalid "O" code c) Non existent corresponding block format for defined XGMII characters		COR



AUTO-NEGOTIATION REGISTERS

Below registers can be accessed only in Clause 45 mode and with device address field set to 0x07 (DA[4:0] = 5'b00111)

Table 208: AN_CONTROL

Device Address: 0x07 Register Add		Iress: 0x0000 Default: 0x3000		000	
Bit(s)	Nai	Name		Description	
7.0.15	AN_RESET (RX)		1 = Resets Auto Negotiation 0 = Normal operation (Default 1'b0)		RW/SC
7.0.13	RESERVED (RX)		For TI use only (Default 1'b1)		RW
7.0.12	AN_ENABLE (RX)		1 = Enable Auto Negotiation (Default 1'b1) 0 = Disable Auto Negotiation		RW
7.0.9	AN_RESTART (RX)		1 = Restart Auto Negotiation 0 = Normal operation (Default 1'b0)		RW/SC

Table 209: AN_STATUS

Device Address: 0x07		Register Ado	dress: 0x0001	Default: 0x0088	
Bit(s)	Nai	me		Description	Access
7.1.9	AN_PAR_DET_F (RX)	AULT		detected via parallel detection function speen detected via parallel detection function	RO/LH
7.1.7	AN_EXP_NP_ST. (RX)	ATUS		1 = Extended next page is used 0 = Extended next page is not allowed	
7.1.6	AN_PAGE_RCVD (RX)		1 = A page has been received 0 = A page has not been received		RO/LH
7.1.5	AN_COMPLETE (RX)		1 = Auto Negotiation process is completed 0 = Auto Negotiation process not completed		RO
7.1.4	REMOTE_FAULT (RX)		1 = Remote fault detected by AN 0 = Remote fault not detected by AN		RO/LH
7.1.3	AN_ABILITY (RX)		Always reads 1. 1 = Device is able to perform Auto Negotiation 0 = Device not able to perform Auto Negotiation		RO
7.1.2	LINK_STATUS (RX)		1 = Link is up 0 = Link is down		RO/LL
7.1.0	AN_LP_ABILITY (RX)		1 = LP is able to perform Auto Negotiation 0 = LP not able to perform Auto Negotiation		RO

Table 210: AN_DEV_PACKAGE

	Device Address: 0x07	Register Address: 0x0005	Default: 0x0080
--	----------------------	--------------------------	-----------------





Bit(s) Name		Description	Access
7.5.7	AN_PRESENT (RX)	Always reads 1 1 = Auto Negotiation present in the package 0 = Auto Negotiation not present in the package	RO

Table 211: AN_ADVERTISEMENT_1

Device Address: 0x07		Register Address: 0x0010		Default: 0x1001	
Bit(s)	Nai	me		Description	Access
7.16.15	AN_NEXT_PAGE (RX)	AN_NEXT_PAGE (RX)		NP bit (D15) in base link codeword 1 = Next page available 0 = Next page not available (Default 1'b0)	
7.16.14	AN_ACKNOWLE (RX)	AN_ACKNOWLEDGE (RX)		Acknowledge bit (D14) in base link codeword. Always reads 0.	
7.16.13	AN_REMOTE_FAULT (RX)		RF bit (D13) in base link codeword 1 = Sets RF bit to 1 0 = Normal operation (Default 1'b0)		RW
7.16.12:10	AN_CAPABILITY[2:0] (RX)		Value to be set in D12:D10 bits of the base link codeword. Consists of abilities like PAUSE, ASM_DIR (Default 3'b100)		RW
7.16.9:5	AN_ECHO_NONCE[4:0] (RX)		Value to be set in D9:D5 bits of the base link codeword. Consists of Echo nonce value. Transmitted in base page only until local device and link Partner have exchanged unique Nonce values, at which time transmitted Echoed Nonce will change to Link Partner's Nonce value. Read value always reflects the value written, not the actual Echoed Nonce. (Default 5'b00000)		RW
7.16.4:0	AN_SELECTOR[4:0] (RX)		Value to be set in D4:D0 bits of the base link codeword. Consists of selector field value (Default 5'b00001)		RW

Table 212: AN_ADVERTISEMENT_2

Device A	Address: 0x07	Register Ado	dress: 0x0011	Default: 0x0080	
Bit(s)	Na	me		Description	Access
7.17.15:8	AN_ABILITY[10:3] (RX)		Value to be set in D31:D24 bits of the base link codeword. Consists of technology ability field bits [10:3] (Default 9'b000000000)		
7.17.7	AN_ABILITY[2] (RX)		Value to be set in ability field bits [2 (Default 1'b1)		
7.17.6	AN_ABILITY[1] (RX)			Value to be set in D22 bits of the base link codeword. Consists of technology ability field bits [1]. Always set to 0 (Default 1'b0)	
7.17.5	AN_ABILITY[0] (RX)		Value to be set in D21 bits of the base link codeword. Consists of technology ability field bit [0]. When set, indicates device supports 1000BASE-KX (Default 1'b0)		
7.17.4:0	AN_TRANS_NOI] (RX)	NCE_FIELD[4:0	Not used. Transmitted Nonce field is generated by hardware random number generator. Read value always reflects value written, not the actual Transmitted Nonce (Default 5'b00000)		





Table 213: AN_ADVERTISEMENT_3

Device Address: 0x07 Register A		Register Ado	dress: 0x0012	Default: 0x4000	
Bit(s)	Name		Description		Access
7.18.15	AN_FEC_REQUESTED (RX)		Value to be set in D47 bits of the base link codeword. When set, indicates a request to enable FEC on the link (Default 1'b0)		
7.18.14	AN_FEC_ABILITY (RX)		Value to be set in D46 bits of the base link codeword. When set, indicates 10GBASE-KR has FEC ability (Default 1'b1)		RW
7.18.13:0	AN_ABILITY[24:11] (RX)		Value to be set in D45:D32 bits of the base link codeword. Consists of technology ability field bits [24:11] (Default 14'b000000000000000)		

Table 214: AN_LP_ADVERTISEMENT_1¹⁶

Device Address: 0x07		Register Ado	dress: 0x0013	Default: 0x0001	
Bit(s)	Nai	me		Description	Access
7.19.15	AN_LP_NEXT_PAGE (RX)		NP bit (D15) in link partner base page 1 = Next page available in link partner 0 = Next page not available in link partner		
7.19.14	AN_LP_ACKNOWLEDGE (RX)		Acknowledge bit (D14) in link partner base page.		
7.19.13	AN_LP_REMOTE_FAULT (RX)		RF bit (D13) in link partner base page 1 = Remote fault detected in link partner 0 = Remote fault not detected in link partner		RO
7.19.12:10	AN_LP_CAPABILITY (RX)		D12:D10 bits of the link partner base page. Consists of abilities like PAUSE, ASM_DIR		KO
7.19.9:5	AN_ LP_ECHO_NONCE (RX)		D9:D5 bits of the link partner base page. Consists of Echo nonce value		
7.19.4:0	AN_LP_SELECT(RX)	OR[4:0]	D4:D0 bits of the Always reads 5'bo	link partner base page. Consists of selector field value 00001	

Table 215: AN_LP_ADVERTISEMENT_2

Device Ac	Device Address: 0x07 Register Add		dress: 0x0014	Default: 0x0000	
Bit(s)	Name		Description		Access
7.20.15:8	AN_ LP_ABILITY[10:3] (RX)		D31:D24 bits of t field bits [10:3]	RO	
7.20.7	AN_LP_ABILITY[2] (RX)		D23 bits of the lir [2]. When high, in		
7.20.6	AN_LP_ABILITY (RX)	[1]	D22 bits of the lir		

 $^{^{16}}$ To get accurate AN_LP_ADVERTISEMENT read value, Register 7.19 should be read first before reading 7.20 and 7.21



7.20.5	AN_LP_ABILITY[0] (RX)	D21 bits of the link partner base page. Consists of technology ability field bit [0]. When high, indicates link partner supports 1000BASE-KX	
7.20.4:0	AN_LP_TRANS_NONCE_FIELD (RX)	D20:D16 bits of the link partner base page. Consists of transmitted nonce value	

Table 216: AN_LP_ADVERTISEMENT_3


Device Address: 0x07 Register Addr		dress: 0x0015	Default: 0x0000		
Bit(s)	Name		Description		Access
7.21.15	AN_LP_FEC_REQUESTED (RX)		D47 bits of the link partner base page. When high, indicates link partner request to enable FEC on the link		
7.21.14	AN_LP_FEC_ABILITY (RX)		D46 bits of the link partner base page. When high, indicates link partner has FEC ability		RO
7.21.13:0	AN_LP_ABILITY[24:11] (RX)		D45:D32 bits of the link partner base page. Consists of link partner technology ability field bits [24:11]		

Table 217: AN_XNP_TRANSMIT_1

Device Address: 0x07		Register Ado	dress: 0x0016	Default: 0x2000	
Bit(s)	Nai	me		Description	Access
7.22.15	AN_XNP_NEXT_PAGE (RX)		1 = Next page ava	NP bit (D15) in next page code word 1 = Next page available 0 = Next page not available (Default 1'b0)	
7.22.14	RESERVED (RX)		Always reads 0.		RO
7.22.13	AN_MP (RX)		Message page bit (D13) in next page code word 1 = Sets MP bit to 1 indicating next page is a message page (Default 1'b1) 0 = Sets MP bit to 0 indicating next page is unformatted next page		RW
7.22.12	AN_ACKNOWLEDGE_2 (RX)		Value to be set in D12 bit of the next page code word. When set, indicates device is able to act on the information defined in the message (Default 1'b0)		RW
7.22.11	AN_TOGGLE (RX)			value is generated by hardware. Read value always reflects the actual Toggle field (Default 1'b0)	RW
7.22.10:0	AN_CODE_FIELD (RX)			D10:D0 bits of the next page code word. Consists of atted code field value (Default 11'b00000000000)	RW

Table 218: AN_XNP_TRANSMIT_2

Device Address: 0x07 Register Add		dress: 0x0017	Default: 0x0000		
Bit(s)	Nai	ne		Description	Access







	7.23.15:0	AN_MSG_CODE_1 (RX)	Value to be set in D31:D16 bits of the next page code word. Consists of Message/Unformatted code field value (Default 16'b0000000000000000)	RW	
--	-----------	-----------------------	---	----	--

Table 219: AN_XNP_TRANSMIT_3

Device Ad	Device Address: 0x07		dress: 0x0018	Default: 0x0000	
Bit(s)	Bit(s) Name		Description		Access
7.24.15:0	AN_MSG_CODE_2 (RX)			D47:D32 bits of the next page code word. Consists of atted code field value (Default 16'b00000000000000000)	RW

Table 220: AN_LP_XNP_ABILITY_1¹⁷

Device A	Device Address: 0x07 Regi		dress: 0x0019	Default: 0x0000	
Bit(s)	Name			Description	
7.25.15	AN_LP_XNP_NEXT_PAGE (RX)		NP bit (D15) in next page code word 1 = Next page available 0 = Next page not available (Default 1'b0)		_
7.25.14	AN_LP_XNP_ACKNOWLEDGE (RX)		Value in D14 bit of the next page code word. When set, indicates device is able to act on the information defined in the message (Default 1'b0)		
7.25.13	AN_LP_MP (RX)		Message page bit (D13) in next page code word 1 = Sets MP bit to 1 indicating next page is a message page 0 = Sets MP bit to 0 indicating next page is unformatted next page (Default 1'b0)		RO
7.25.12	AN_LP_ACKNOWLEDGE_2 (RX)			of the next page code word. When set, indicates device is information defined in the message (Default 1'b0)	
7.25.11	AN_LP_TOGGLE (RX)		Value of D11 bit of the next page code word. Consists of Toggle field value(Default 1'b0)		
7.25.10:0	AN_ LP_CODE_FIELD (RX)			bits of the next page code word. Consists of atted code field value (Default 11'b00000000000)	

Table 221: AN_LP_XNP_ABILITY_2

Device Ad	Device Address: 0x07 Reg		lress: 0x001A	Default: 0x0000	
Bit(s)	Bit(s) Name		Description		Access
7.26.15:0	AN_LP_MSG_CODE_1 (RX)			D31:D16 bits of the next page code word. Consists of atted code field value (Default 16'b00000000000000000)	RO

 $^{^{17}\} To\ get\ accurate\ AN_LP_XNP_ABILITYT\ read\ value,\ Register\ 7.25\ should\ be\ read\ first\ before\ reading\ 7.26\ and\ 7.27$





Table 222: AN_LP_XNP_ABILITY_3

Device Address: 0x07 Regis		Register Ado	dress: 0x001B	Default: 0x0000	
Bit(s)	Bit(s) Name		Description		Access
7.27.15:0	AN_LP_MSG_CODE_2 (RX)			D47:D32 bits of the next page code word. Consists of atted code field value (Default 16'b000000000000000000)	RO

Table 223: AN_BP_STATUS

Device Ac	Device Address: 0x07 Register Add		dress: 0x0030	Default: 0x0001	
Bit(s)	Name			Description	
7.48.4	AN_10G_KR_FEC (RX)		1 = PMA/PMD is negotiated to perform 10GBASE-KR FEC		- RO
7.48.3	AN_10G_KR (RX)		1 = PMA/PMD is negotiated to perform 10GBASE-KR		
7.48.1	AN_1G_KX (RX)		1 = PMA/PMD is negotiated to perform 1000BASE-KX		
7.48.0	AN_BP_AN_ABILITY (RX)		Always reads 1. 1 = Indicates 1000	BASE-KX, 10GBASE-KR is implemented	

Table 224: AN_VS_CONTROL

Device Address: 0x07		Register Ado	dress: 0x8000	Default: 0x0000	
Bit(s)	Name		Description		Access
7.32768.1	RESERVED AN_SKIP_NONCE (RX)		For TI use only. (Default 1'b0) 1 = Skip nonce check. Should be set when data is looped back within the same channel (HS TX -> HS RX) either internally (deep local loopback) or externally 0 = Normal operation (Default 1'b0)		RW
7.32768.0 AN_SIM_MODE_EN		For TI use only. (Default 1'b0) 1 = Enable mode to speed up simulation 0 = Normal operation (Default 1'b0)			