

The Engineering Staff of
TEXAS INSTRUMENTS INCORPORATED
Semiconductor Group



**TMS 9902
ASYNCHRONOUS
COMMUNICATIONS
CONTROLLER
DATA MANUAL**

JULY 1978

TABLE OF CONTENTS

1. INTRODUCTION	
1.1 Description	1
1.2 Key Features	1
1.3 Typical Application	1
2. ARCHITECTURE	
2.1 CRU Interface	2
2.1.1 CPU Output for CRU	5
2.1.2 Registers	8
2.1.2.1 Control Register	8
2.1.2.2 Interval Register	10
2.1.2.3 Receive Data Rate Register	10
2.1.2.4 Transmit Data Rate Register	11
2.1.2.5 Transmit Buffer Register	11
2.1.3 Input to CPU for CRU	13
2.2 Transmitter Operation	16
2.2.1 Data Transmission	16
2.2.2 BREAK Transmission	16
2.2.3 Transmission Termination	16
2.3 Receiver Operation	18
2.3.1 Receiver Initialization	18
2.3.2 Start Bit Detection	18
2.3.3 Data Reception	18
2.4 Interval Timer Operation	20
2.5 Interrupts	21
2.6 TMS 9902 Terminal Assignments and Functions	22
3. DEVICE APPLICATION	
3.1 Device Initialization	23
3.1.1 Initialization Program	23
3.1.2 Control Register	24
3.1.3 Interval Register	24
3.1.4 Receive Data Rate Register	24
3.1.5 Transmit Data Rate Register	25
3.2 Data Transmission	25
3.3 Data Reception	26
3.4 Register Loading After Initialization	26
3.5 Interface to a Data Terminal	27
3.5.1 Hardware Interface	27
3.5.2 Software	27

4.	TMS 9902 ELECTRICAL SPECIFICATIONS	
4.1	Absolute Maximum Ratings Over Operating Free Air Temperature Range (Unless Otherwise Noted)	31
4.2	Recommended Operating Conditions	31
4.3	Electrical Characteristics Over Full Range of Recommended Operating Conditions (Unless Otherwise Noted)	31
4.4	Timing Requirements Over Full Range of Operating Conditions	32
4.5	Switching Characteristics Over Full Range of Recommended Operating Conditions	32
5.	MECHANICAL SPECIFICATIONS	

LIST OF ILLUSTRATIONS

Figure 1	Typical Application, TMS 9902 Asynchronous Communication Controller (ACC)	2
Figure 2	TMS 9902 Asynchronous Communications Controller (ACC) Block Diagram	3
Figure 3	TMS 9902 — TMS 9900 CRU Interface	4
Figure 4	TMS 9902 — TMS 9980 or 9981 CRU Interface	4
Figure 5	TMS 9902 Transmitter Operation	17
Figure 6	TMS 9902 Receiver Operation	19
Figure 7	TMS 9902 Interval Timer Operation	20
Figure 8	INT Output Generation	21
Figure 9	Interface to a 733 Data Terminal	28

LIST OF TABLES

Table 1	TMS 9902 ACC Output Bit Address Assignments	5
Table 2	TMS 9902 ACC Register Load Selection	7
Table 3	Control Register Bit Address Assignments	8
Table 4	CRU Output Bit Address Assignments	12
Table 5	TMS 9902 ACC Input Bit Address Assignments	13
Table 6	TMS 9902 Interrupt Clearing	21
Table 7	TMS 9902 Software	29