

USB-port with PD-ctrl TPS65987D

Status after connection of device with sink 5V, thereafter disconnection of cable.


- VBUS = +5V
- 3.3V on CC-signals.







Configuration status.


(Configuration downloaded from CPU, flash empty.)




Application Customization Tool		- □ X		
Settings Debug Documents Help				
General Settings Device 1, port 0				
Configuration Registers Debug Registers Commands S	cripting			
		connected		
Debug Mode		Polling FTDI, 0x38 (I2C2)		
		1 101, 0x30 (1202)		
Customer Use Port Configuration (0x28)				
Interrupt Mask for I2C1	Fort Configuration (0x28)			
Interrupt Mask for I2C2				
Global System Configuration Port Configuration	Field	Value		
Port Control	Port Configuration	DFP		
Transmit Source Capabilities	Receptacle Type	Standard USB2-only USB-C receptacle		
Transmit Sink Capabilities	Audio Accessory Support			
Autonegotiate Sink	Debug Accessory Support			
Alternate Mode Entry Queue PD3 Configuration Register	Type-C Supported Options	No Options ▼		
Event Delay	VConn Supported	VCONN supported as DFP only (reject VCONN_Swap req ▼		
Transmit Identity Data Object	USB3.0/3.1 Rate	USB3 not supported		
User Alternate Mode Config	Set UVP to 4.5 V			
Display Port Capabilities Intel VID Config Register	Under-voltage Protection Trip Point, PP 5V			
MIPI VID Configuration	Under-voltage Protection Usage, PP_HV	20%		
I/O Config	Over Voltage Protection Trip Point	24 V		
Retimer Debug Register App Config Binary Data Indices	Over Voltage Protection Usage	Disconnect VBUS if voltage exceeds 15% of expected ma		
I2C Master Configuration	High Voltage Warning Level	Warning when source VBUS voltage exceeds 20% from n 🔻		
App configuration Register	Low Voltage Warning Level	Warning when source VBUS Voltage dips below 20% fron		
Sleep Control Register				
Tx Manufacturer Info SOP Tx Source Capabilities Extended Data Block	Soft Start Slew Rate	0.41 V/mS typical		
Tx Battery Capabilities	Set UVP Debounce			
Tx Manufacturer Info SOP Prime	Programmable Voltage Threshold	0 V		
	Programmable Power Threshold	0 W		









Application Customization Tool		- 🗆 X
Settings Debug Documents Help		
General Settings Device 1, port 0		
Configuration Registers Debug Registers Commands S	Scripting	
Debug Mode		Polling Connected FTDI, 0x38 (I2C2)
Customer Use Interrupt Mask for I2C1 Interrupt Mask for I2C2	Sleep Control Register (0x70)	
Global System Configuration	Field	Value
Port Configuration	Sleep Mode Allowed	
Port Control	Delay 100 mS Before Sleep	
Transmit Source Capabilities Transmit Sink Capabilities	Delay 1000 mS Before Sleep	
Autonegotiate Sink	Delay 30000 mS Before Sleep	
Alternate Mode Entry Queue	Sleep on 5V non-PD Load	
PD3 Configuration Register Event Delay	oldep on ov non-i b Load	<u> </u>
Transmit Identity Data Object		
User Alternate Mode Config		
Display Port Capabilities		
Intel VID Config Register		
MIPI VID Configuration I/O Config		
Retimer Debug Register		
App Config Binary Data Indices		
I2C Master Configuration		
App configuration Register Sleep Control Register		
Tx Manufacturer Info SOP		
Tx Source Capabilities Extended Data Block		
Tx Battery Capabilities		
Tx Manufacturer Info SOP Prime		

If USB-cable is connected in this status, C1-signal is 3.3V and C2-signal 1.7V, VBUS +5V.

Status

