





E1.S EDSFF x4 (1C) Connector



6.3 3.3 V Logic Signal Requirements

The 3.3 V device logic levels for single-ended digital signals (PERST[0..1]#, CLKREQ#, PRNST[0..2]#, SMBCLK, SMBDATA, SMRST#, DUALPORTEN#, LED, PWRDIS) are defined in Table 6-4. Inputs and outputs are referenced from the device standpoint.

