




Block Diagram




Controller




De-Coupling Capacitors



C-16 0.1uF 0805
For ANA33VDD->(pin 30), IOVDD1->(pin 11), IOVDD2->(pin 51), IOVDD3->(pin 65), IOVDD4->(pin 78).



For PFBIN2->(pin 28), PFBIN3->(pin 34), PFBIN1->(pin 7), PFBIN4->(pin 54).




For PFBOUT->(pin 31).

Place capacitors close to device pins.

Title *			
Size: B	Number:*	Revision:*	
Date: 7/16/2021	Time: 1:08:30 PM	Sheet* of *	
File: Controller.SchDoc			




Port A Ethernet



Title *			*
Size: B	Number:*	Revision:*	*
Date: 7/16/2021	Time: 1:08:30 PM	Sheet* of *	*
File: Port A Ethernet.SchDoc			




Port B Fiber



Place capacitors and resistors close to DP83849.

Important note:
- R174, R175, R178, R179, R239 are to be routed on bottom.




Title *			*
Size: B	Number:*	Revision:*	*
Date: 7/16/2021	Time: 1:08:30 PM	Sheet* of *	*
File: Port B Fiber.SchDoc			




Power Connector and Clock




Power Connector




Clock (Crystal)



Strap Options




PHYAD2	PHYAD1	PORT A	PORT B
0	0	0	1
0	1	2	3
1	0	4	5



AN_EN	AN1	AN0	AUTO-NEG	FORCED MODES
0	0	0	10BASE-T	HALF-DUPLEX
0	0	1	10BASE-T	FULL-DUPLEX
0	1	0	100BASE-TX	HALF-DUPLEX
0	1	1	100BASE-TX	FULL-DUPLEX

AN_EN	AN1	AN0	AUTO-NEG	ADVERTISED MODES
1	0	0	10BASE-T	HALF/FULL-DUPLEX
1	0	1	100BASE-TX	HALF/FULL-DUPLEX
1	1	0	10BASE-T	HALF-DUPLEX
1	1	1	100BASE-TX	HALF/FULL-DUPLEX

Top Sheet



Title *			*
Size: B	Number:*	Revision:*	*
Date: 7/16/2021	Time: 1:08:31 PM	Sheet* of *	*
File: Top Sheet.SchDoc			

