Link-Loss & Line-fault

Simulation of the link-loss and its impact on Display

We're able to simulate the three Error Bits, the observations are captured below:

1. [BIT:3] CHA_LLP_ERR :

Simulation: By changing the display bridge register configuration using tuner tool. We're easily able to reproduce the error LLP error.

Panel Inputs OSI_Inputs Outputs

	Channel A	Channel B
INE TIME(SYNC to SYNC) REQUIREMENT(us)	28.589	N/A
MIN DSI Ch* CLK REQUIREMENT(MHz) to meet the line time requirement	147.74913	N/A
Data burst time based on actual DSI Ch*CLK and data throughput(us)	21.441624	N/A

a/d	lrivers/gpu/drm/bridge/sn65dsi84.h
E+++ b/d	lrivers/gpu/drm/bridge/sn65dsi84.h
88 -82,	13 +82,13 00 struct ser deser init(
atruct	ser deser init bridge init CSR reg[]={
	(0x0D, 0x00),
	(0x0A, 0x03),
	(0x0B, 0x10),
•	{OxOB, Ox18},
	(0x11,0x00),
	{0x12,0x23},
+	(0x12,0x00),
	(0x13,0x00),
	{0x18,0x78},
-+	(0x18,0x7a),
88 -100	,19 +100,19 00 struct ser_deser_init bridge_init_CSR_reg[]=[
	(0x28,0x21),
	(0x20,0x20),
	[0x2C, 0x0c],
+	(0x2C, 0x20),
	(0x30, 0x03),
+	[0x30,0x08],
	(0x34,0x1a),
	(0x34, 0x20)

dmesg:

1.964460] sn65dsi84: status reg init done. 1.964960] sn65dsi84: SN65DSI84_CHA_ERR [0xE5] ſ ->[0x0C]

1.966710] [sn65dsi84_irq_handler]: 1.980328] sn65dsi84: SN65DSI84_CHA_ERR [0xE5] [0x0C]

Observation: Display is blank

Recovery: We're making sure the correct display register configuration we're doing

At the bridge Init sequence. Still if the issues produce, we'll reconfigure the register and restart the chip.

Note:- This will be very rare case to reproduce the issues at run time. As, we're making sure all register configurations are correct.

2. [BIT:0] PLL_UNLOCK :

Simulation: We're disabling the internal source PLL by setting the register configuration 0x0D (cmd: i2cset -f -y 10 0x2c 0x0d 0x01 b).

dmesg:

[57139.667847] [sn65dsi84_irq_handler]: [57139.668164] [sn65dsi84_irq_handler]: ERROS STATUS REGISTER 0xE5 = 0x01

Observation: Display is blank

Recovery: Making sure the internal clock setting Is correct. If required re-configure the clock and enable the pll.

3. [BIT:2] CHA_SOT_BIT_ERR: This bit configured from tuner tool itself as SoT bit tolerated. So, this will not be taking any effect to display at run time. PHY itself will take care.

8.6.1.6.3 Register 0xE5

Figure 47. Register 0xE5

7	6	5	4	3	2	1
CHA_SYNCH_ ERR	CHA_CRC_ER R	CHA_UNC_EC C_ERR	CHA_COR_EC C_ERR	CHA_LLP_ERR	CHA_SOT_BIT _ERR	Reserved
R/W	R/W	R/W	R/W	R/W	R/W	R

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 34. Register 0xE5 Field Descriptions

Bit	Field	Туре	Reset	Description
7	CHA_SYNCH_ERR	R/W	0	When the DSI channel A packet processor detect synchronization error, that is, an unexpected sync bit is set; this bit is cleared by writing a '1' value.
6	CHA_CRC_ERR	R/W	0	When the DSI channel A packet processor detect stream <u>CRC error</u> , this bit is set; this bit is cleared '1' value.
5	CHA_UNC_ECC_ERR	R/W	0	When the DSI channel A packet processor detect uncorrectable ECC error, this bit is set; this bit is writing a '1' value.
4	CHA_COR_ECC_ERR	R/W	0	When the DSI channel A packet processor detect <u>ECC error</u> , this bit is set; this bit is cleared by write
3	CHA_LLP_ERR	R/W	0	When the DSI channel A packet processor detect protocol error, this bit is set; this bit is cleared by value. Low level protocol errors include SoT and EoT sy Escape Mode entry command errors, LP transmit errors, and false control errors. Lane merge error by this status condition.
2	CHA_SOT_BIT_ERR	R/W	0	When the DSI channel A packet processor detect leader sequence bit error, this bit is set; this bit is writing a '1' value.
1	Reserved	R		Reserved
0	PLL_UNLOCK	R/W	1	This bit is set whenever the PLL Lock status trans LOCK to UNLOCK.

Fig:1

Table 10. Register 0x10 Field Descriptions Bit Field Description Туре Reset 0 SOT_ERR_TOL_DIS R/W 0 0 - Single bit errors are tolerated for the start of t leader sequence (default) 1 – No SoT bit errors are tolerated

Fig:2