


6.0 SIGNAL TIMING SPECIFICATIONS

6.4 miniLVDS Eye Diagram



< Table 10. Eye Diagram information >

Parameter	Symbol	Spec			Unit
		Min	Typ	Max	
Clock Period	t_{clk}	4	-	-	ns
Clock low pulse width	t_{clkh}	$0.4t_{clk}$	-	$0.6t_{clk}$	ns
Clock high pulse width	t_{clkl}	$0.4t_{clk}$	-	$0.6t_{clk}$	ns
Data setup time	t_{setup}	0.8	-	-	ns
Data hold time	t_{hold}	0.8	-	-	ns
CLK,Data rising time	t_{rise}	-	-	0.8	ns
CLK,Data falling time	t_{fall}	-	-	0.8	ns
mini-LVDS different voltage	VID	150	-	600	mv
mini-LVDS Common mode Input Voltage Range(center)	VI	VSS+0.5	1.2	DVDD-1.5	V

Condition:Mini-LVDS CLK MAX Frequency $\leq$ 250Mhz

The Eye Diagram is the source driver received information.