









Title			
ETHERNET INTERFACE 1			
Size B	Document Number	Rev	
1.0		0.4	
Date:	Thursday, September 25, 2025	Sheet	4 of 34




Title			
ETHERNET INTERFACE 2			
Size B	Document Number	Rev	
1.0		0.4	
Date:	Thursday, September 25, 2025	Sheet	5 of 34

LAYOUT: Place these capacitors closest to their respective pins.



- LAYOUT:
1. MDI (TD_M_x) lines must be 100R differential controlled impedance.
 2. RGMII traces must be routed with impedance of 50R to ground.




Strap Configurations



ETHERNET INTERFACE 3



Title		
ETHERNET INTERFACE 3		
Size	Document Number	Rev
B	1.0	0.4
Date:	Thursday, September 25, 2025	
	Sheet	6 of 34



Title		
FPGA BANK 66 AND 67		
Size	Document Number	Rev
B	1.0	0.4
Date:	Thursday, September 25, 2025	Sheet 13 of 34