

Loss Budget allocation according to 802.3bm




Figure 83E-2—Chip-to-module insertion loss budget at 12.89 GHz

FPGA Board with
SERDES 4x25G

QSFP28 Transceiver Module
On mainboard

FireFly Cable used to connect FPGA
Board to Mainboard with QSFP28 port :
because of this cable we are 2 dB out of range of loss budget allocated
for CAU-4 interface according to standard 802.3bm

Loss Budget allocation according to 802.3bm




Figure 83E-2—Chip-to-module insertion loss budget at 12.89 GHz

FPGA Board with
SERDES 4x25G

QSFP28 Transceiver Module
On mainboard

FireFly Cable used to connect FPGA

Board to Mainboard with QSFP28 port :

because of this cable we are 2 dB out of range of loss budget allocated for CAU-4 interface according to standard 802.3bm:

**Inserted Retimer/Repeater placed between FPGA Board and FireFly cable
Is targeted to resolve excessive loss issue**

