


Power Sequence




Power	PMIC	Supply	Power	Time	Default	Default	Sleep	Peak	Sleep
VCC12V_SYS	RK809_BUCK1	3.0A	VDD_LOGIC	Slot:1	0.9V	ON/OFF	ON/OFF	TBD	TBD
VCC3V3_SYS	RK809_BUCK2	2.5A	VDD_GPU	Slot:2	0.9V	ON	OFF	TBD	TBD
VCC3V3_SYS	RK809_BUCK3	1.5A	VCC_DDR	Slot:3	ADJ FB=0.8V	ON	ON	TBD	TBD
VCC3V3_SYS	RK809_BUCK4	1.5A	VDD_NPU	N/A	0.9V	OFF	OFF	TBD	TBD
VCC3V3_SYS	RK809_LDO1	0.4A	VDDA0V9_IMAGE	N/A	0.9V	OFF	OFF	TBD	TBD
	RK809_LDO2	0.4A	VDDA_0V9	Slot:1	0.9V	ON	OFF	TBD	TBD
	RK809_LDO3	0.1A	VDDA0V9_PMU	Slot:1	0.9V	ON	ON	TBD	TBD
VCC3V3_SYS	RK809_LDO4	0.4A	VCCIO_ACODEC	N/A	3.3V	OFF	OFF	TBD	TBD
	RK809_LDO5	0.4A	VCCIO_SD	Slot:4	3.3V	ON	OFF	TBD	TBD
	RK809_LDO6	0.4A	VCC3V3_PMU	Slot:2	3.3V	ON	ON	TBD	TBD
VCC3V3_SYS	RK809_LDO7	0.4A	VCCA_1V8	Slot:2	1.8V	ON	OFF	TBD	TBD
	RK809_LDO8	0.4A	VCCA1V8_PMU	Slot:2	1.8V	ON	ON	TBD	TBD
	RK809_LDO9	0.4A	VCCA1V8_IMAGE	N/A	1.8V	OFF	OFF	TBD	TBD
VCC3V3_SYS	RK809_SW2 100mohm	2.1A	VCC3V3_SD	Slot:4	3.3V	ON	OFF	TBD	TBD
VCC3V3_SYS	RK809_SW1 90mohm	2.1A	VCC_3V3	Slot:4	3.3V	ON	OFF	TBD	TBD
	RK809_BUCK5	2.5A	VCC_1V8	Slot:2	1.8V	ON	OFF	TBD	TBD
	RK809_RESETn			Slot:4+5					
VCC12V_DCIN	EXT BUCK	3.0A	VCC3V3_SYS	Slot:0	3.3V	ON	ON	TBD	TBD
VCC12V_DCIN	EXT BUCK	3.0A	VCC5V0_SYS	Slot:0	5.0V	ON	OFF	TBD	TBD
VCC5V0_SYS	EXT BUCK	6.0A	VDD_CPU	Slot:2A	1.025V	ON	OFF	TBD	TBD
VCC3V3_SYS	EXT LDO	0.3A	VCC2V5_DDR	Slot:2A	2.5V	ON	ON	TBD	TBD

IO Power Domain Map
Updates must be Revision accordingly!

IO Domain	Pin Num	Support		Actual assigned			Notes
		IO Voltage 3.3V	1.8V	IO Domain Voltage Supply Power Net Name	Power Source	Voltage	
PMUIO1	Pin Y20	✓	✗	VCC3V3_PMU	VCC3V3_PMU	3.3V	
PMUIO2	Pin W19	✓	✓	VCC3V3_PMU	VCC3V3_PMU	3.3V	
VCCIO1	Pin H17	✓	✓	VCCIO_ACODEC	VCCIO_ACODEC	3.3V	
VCCIO2	Pin H18	✓	✓	VCCIO_FLASH	VCC_1V8	1.8V	PIN "FLASH_VOL_SEL" must be logic High if VCCIO_FLASH=3.3V,FLASH_VOL_SEL must be logic low
VCCIO3	Pin L22	✓	✓	VCCIO_SD	VCCIO_SD	3.3V	
VCCIO4	Pin J21	✓	✓	VCCIO4	VCC_1V8	1.8V	
VCCIO5	Pin V10 Pin V11	✓	✓	VCCIO5	VCC_3V3	3.3V	
VCCIO6	Pin R9 Pin U9	✓	✓	VCCIO6	VCC_1V8	1.8V	
VCCIO7	Pin V12	✓	✓	VCCIO7	VCC_3V3	3.3V	










RK3568_ABCDE (Power&Gnd)

U1000-A



RK3568-Socket


U1000-D




Caps should be placed under the U1000 package

Caps should be placed close to the U1000 package


U1000-B



U1000-C



U1000-E



Guohua Jianye Electronic Technology Co., Ltd.

Project:

File:

Date:

Friday, June 2, 2023

Rev:

Designed by:

<designer>

Reviewed by:


<Checker>

Sheet:

11 of 99

U1000-2

RK3568_G (OSC/PLL/PMUIO1/2)




```
Note:
FLASH_VOL_SEL state decided
to VCCIO2 domain IO driven by default
Logic=L: 3.3V IO driven
Logic=H: 1.8V IO driven
```

Note:


Caps of between dashed green lines and U1000
~~should be placed under the U1000 package.~~
Other caps should be placed close to the U1000 package

Guohua Jianye Electronic Technology Co., Ltd.				
Project:				
File:				
Date:	Friday, June 2, 2023		Rev:	
Designed by:	<designer>	Reviewed by:	<Checker>	Sheet: 11 of 99

RK3568_I (VCCIO2 Domain)





RK3568_J (VCCIO3 Domain)



Note:


Caps of between dashed green lines and U1000 should be placed under the U1000 package



KLMBG2JETD-B041
SDINBDA6-32G-XI1

Guchua Jianye Electronic Technology Co., Ltd.				
Project:				
File:				
Date:	Friday, June 2, 2023	Rev:		
Designed by:	<designer>	Reviewed by:	<Checker>	Sheet: 11 of 99

RK3568_U(USB3.0/SATA/QSGMII/PCIe2.0 x1)




Note:

Caps of between dashed green lines and U1000


should be placed under the U1000 package.

Other caps should be placed close to the U1000 package

RK3568_V(USB2.0 HOST)




RK3568_W(PCIe3.0 x2)




Guchua Jianye Electronic Technology Co., Ltd.				
Project:				
File:				
Date:	Friday, June 2, 2023	Rev:		
Designed by:	<designer>	Reviewed by:	<Checker>	Sheet: 11 of 99

RK3568_P (MIPI_CSI_RX)



RK3568_M (VCCIO6 Domain)



Mode	16bit	12bit	10bit	8bit
CIF_D0	D0	--	--	--
CIF_D1	D1	--	--	--
CIF_D2	D2	--	--	--
CIF_D3	D3	--	--	--
CIF_D4	D4	D0	--	--
CIF_D5	D5	D1	--	--
CIF_D6	D6	D2	D0	--
CIF_D7	D7	D3	D1	--
CIF_D8	D8	D4	D2	D0
CIF_D9	D9	D5	D3	D1
CIF_D10	D10	D6	D4	D2
CIF_D11	D11	D7	D5	D3
CIF_D12	D12	D8	D6	D4
CIF_D13	D13	D9	D7	D5
CIF_D14	D14	D10	D8	D6
CIF_D15	D15	D11	D9	D7


Support BT601 YCbCr 422 8bit input
Support BT656 YCbCr 422 8bit input
Support RAW 8/10/12bit input
Support BT1120 YCbCr 422 8/10/12/16bit input, single/dual-edge sampling
Support 2/4 mixed BT656/BT1120 YCbCr 422 8bit input

Note:


Caps of between dashed green lines and U1000
should be placed under the U1000 package
Other caps should be placed close to the U1000 package

Guohua Janye Electronic Technology Co., Ltd.				
Project:				
File:				
Date:	Friday, June 2, 2023	Rev:		
Designed by:	<designer>	Reviewed by:	<checker>	Sheet: 11 of 99


RK3568_R(MIPI_DSI_TX0/LVDS_TX0)



RK3568_S(MIPI_DSI_TX1)




RK3568_T(eDP TX)



Note:

Caps of between dashed green lines and U1000
should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

RK3568_Q(HDMI2.0 TX)



Guchua Jianshe Electronic Technology Co., Ltd.					
Project:					
File:					
Date:	Friday, June 2, 2023	Rev:			
Designed by:	<designer>	Reviewed by:	<Checker>	Sheet:	11 of 90

RK3568_L(VCCIO5 Domain)

U1000-L

VCCIO5 Domain

Operating Voltage=1.8V/3.3V

LCDC_D0	/	VOP_BT656_D0_M0	/	SPI0_MISO_M1	/	PCIE20_CLKREQn_M1	/	I2S1_MCLK_M2	/	GPIO2_D0_D	AG6	GPIO_D0_D
LCDC_D1	/	VOP_BT656_D1_M0	/	SPI0_MOSI_M1	/	PCIE20_WAKEn_M1	/	I2S1_SCLK_TX_M2	/	GPIO2_D1_D	AD7	GPIO_D1_D
LCDC_D2	/	VOP_BT656_D2_M0	/	SPI0_CS0_M1	/	PCIE30X1_CLKREQn_M1	/	I2S1_LRCK_TX_M2	/	GPIO2_D2_D	AC8	GPIO_D2_D
LCDC_D3	/	VOP_BT656_D3_M0	/	SPI0_CLK_M1	/	PCIE30X1_WAKEn_M1	/	I2S1_SDI0_M2	/	GPIO2_D3_D	AC7	
LCDC_D4	/	VOP_BT656_D4_M0	/	SPI2_CS1_M1	/	PCIE30X2_CLKREQn_M1	/	I2S1_SDI1_M2	/	GPIO2_D4_D	AF5	SPI2_CS1_M1
LCDC_D5	/	VOP_BT656_D5_M0	/	SPI2_CS0_M1	/	PCIE30X2_WAKEn_M1	/	I2S1_SDI2_M2	/	GPIO2_D5_D	AF6	SPI2_CS0_M1
LCDC_D6	/	VOP_BT656_D6_M0	/	SPI2_MOSI_M1	/	PCIE30X2_PERSTn_M1	/	I2S1_SDI3_M2	/	GPIO2_D6_D	AD6	SPI2_MOSI_M1
LCDC_D7	/	VOP_BT656_D7_M0	/	SPI2_MISO_M1	/	UART8_TX_M1	/	I2S1_SDO0_M2	/	GPIO2_D7_D	AH5	SPI2_MISO_M1
LCDC_CLK	/	VOP_BT656_CLK_M0	/	SPI2_CLK_M1	/	UART8_RX_M1	/	I2S1_SDO1_M2	/	GPIO3_A0_D	AH4	SPI2_CLK_M1
LCDC_D8	/	VOP_BT1120_D0	/	SPI1_CS0_M1	/	PCIE30X1_PERSTn_M1	/	SDMMC2_D0_M1	/	GPIO3_A1_D	AB8	GPIO3_A1_D
LCDC_D9	/	VOP_BT1120_D1	/	GMAC1_TXD2_M0	/	I2S3_MCLK_M0	/	SDMMC2_D1_M1	/	GPIO3_A2_D	AE5	GPIO3_A2_D
LCDC_D10	/	VOP_BT1120_D2	/	GMAC1_TXD3_M0	/	I2S3_SCLK_M0	/	SDMMC2_D2_M1	/	GPIO3_A3_D	AG4	TYPEC0_INT
LCDC_D11	/	VOP_BT1120_D3	/	GMAC1_RXD2_M0	/	I2S3_LRCK_M0	/	SDMMC2_D3_M1	/	GPIO3_A4_D	AF4	
LCDC_D12	/	VOP_BT1120_D4	/	GMAC1_RXD3_M0	/	I2S3_SDO_M0	/	SDMMC2_CMD_M1	/	GPIO3_A5_D	AH3	
LCDC_D13	/	VOP_BT1120_CLK	/	GMAC1_TXCLK_M0	/	I2S3_SDI_M0	/	SDMMC2_CLK_M1	/	GPIO3_A6_D	AG3	
LCDC_D14	/	VOP_BT1120_D5	/	GMAC1_RXCLK_M0	/		/	SDMMC2_DET_M1	/	GPIO3_A7_D	AH2	
LCDC_D15	/	VOP_BT1120_D6	/	ETH1_REFCLK0_25M_M0	/		/	SDMMC2_PWREN_M1	/	GPIO3_B0_D	AG2	
LCDC_D16	/	VOP_BT1120_D7	/	GMAC1_RXD0_M0	/	UART4_RX_M1	/	PWM8_M0	/	GPIO3_B1_D	AG1	
LCDC_D17	/	VOP_BT1120_D8	/	GMAC1_RXD1_M0	/	UART4_TX_M1	/	PWM9_M0	/	GPIO3_B2_D	AF2	
LCDC_D18	/	VOP_BT1120_D9	/	GMAC1_RXDV_CRS_M0	/	I2C5_SCL_M0	/	PDM_SDI0_M2	/	GPIO3_B3_D	AF1	I2C5_SCL_M0
LCDC_D19	/	VOP_BT1120_D10	/	GMAC1_RXER_M0	/	I2C5_SDA_M0	/	PDM_SDI1_M2	/	GPIO3_B4_D	AE1	I2C5_SDA_M0
LCDC_D20	/	VOP_BT1120_D11	/	GMAC1_TXD0_M0	/	I2C3_SCL_M1	/	PWM10_M0	/	GPIO3_B5_D	AE2	
LCDC_D21	/	VOP_BT1120_D12	/	GMAC1_TXD1_M0	/	I2C3_SDA_M1	/	PWM11_IR_M0	/	GPIO3_B6_D	AE3	
LCDC_D22	/	PWM12_M0	/	GMAC1_TXEN_M0	/	UART3_TX_M1	/	PDM_SDI2_M2	/	GPIO3_B7_D	AD4	
LCDC_D23	/	PWM13_M0	/	GMAC1_MCLKINOUT_M0	/	UART3_RX_M1	/	PDM_SDI3_M2	/	GPIO3_C0_D	AD2	
LCDC_HSYNC	/	VOP_BT1120_D13	/	SPI1_MOSI_M1	/	PCIE20_PERSTn_M1	/	I2S1_SDO2_M2	/	GPIO3_C1_D	AD1	
LCDC_VSYNC	/	VOP_BT1120_D14	/	SPI1_MISO_M1	/	UART5_TX_M1	/	I2S1_SDO3_M2	/	GPIO3_C2_D	AA7	UART5_TX_M1
LCDC_DEN	/	VOP_BT1120_D15	/	SPI1_CLK_M1	/	UART5_RX_M1	/	I2S1_SCLK_RX_M2	/	GPIO3_C3_D	AC4	UART5_RX_M1
PWM14_M0	/	VOP_PWM_M1	/	GMAC1_MDC_M0	/	UART7_TX_M1	/	PDM_CLK1_M2	/	GPIO3_C4_D	AC3	UART7_TX_M1
PWM15_IR_M0	/	SPDIF_TX_M1	/	GMAC1_MDIO_M0	/	UART7_RX_M1	/	I2S1_LRCK_RX_M2	/	GPIO3_C5_D	AC2	UART7_RX_M1

VCCIO5_1
VCCIO5_2

AG6 >>> GPIO_D0_D
AD7 >>> GPIO_D1_D
AC8 >>> GPIO_D2_D
AC7 >>> GPIO_D3_D
AF5 >>> SPI2_CS1_M1
AF6 >>> SPI2_CS0_M1
AD6 >>> SPI2_MOSI_M1
AH5 >>> SPI2_MISO_M1

AH4 >>> SPI2_CLK_M1

AB8 >>> GPIO3_A1_D
AE5 >>> GPIO3_A2_D
AG4 >>> GPIO3_A3_D
AF4 >>> TYPEC0_INT



AH3 >>> GPIO3_A5_D
AG3 >>> GPIO3_A6_D
AH2 >>> GPIO3_A7_D
AG2 >>> GPIO3_B0_D

AG1 >>> GPIO3_B1_D
AF2 >>> GPIO3_B2_D
AF1 >>> GPIO3_B3_D
AE1 >>> GPIO3_B4_D
AE2 >>> GPIO3_B5_D
AE3 >>> GPIO3_B6_D
AD4 >>> GPIO3_B7_D
AD2 >>> GPIO3_C0_D

AD1 >>> GPIO3_C1_D
AA7 >>> GPIO3_C2_D
AC4 >>> GPIO3_C3_D

AC3 >>> GPIO3_C4_D
AC2 >>> GPIO3_C5_D

AC3 >>> UART7_TX_M1
AC2 >>> UART7_RX_M1



for PCIE WIFI

Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

Note:

If VCCIO5 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

If the VCCIO5 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of VCCIO5 will be abnormally. The VCCIO5 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, the IO of VCCIO5 will be damaged!

Guohua Jianye Electronic Technology Co., Ltd.

Project:				
File:				
Date:	Friday, June 2, 2023	Rev:		
Designed by:	<designer>	Reviewed by:	<Checker>	Sheet: 11 of 99

RK3568_H(VCCIO1 Domain)


U1000-H

VCCIO1 Domain


Operating Voltage=1.8V/3.3V

I2C3_SDA_M0	/ UART3_RX_M0	/ CAN1_RX_M0	/ AUDIOPWM_LOUT_P	/ ACODEC_ADC_DATA	/ GPIO1_A0_U
I2C3_SCL_M0	/ UART3_TX_M0	/ CAN1_TX_M0	/ AUDIOPWM_LOUT_N	/ ACODEC_ADC_CLK	/ GPIO1_A1_U
I2S1_MCLK_M0	/ UART3_RTSn_M0	/ SCR_CLK	/ PCIE30X1_PERSTn_M2		/ GPIO1_A2_D
I2S1_SCLK_TX_M0	/ UART3_CTSn_M0	/ SCR_IO	/ PCIE30X1_WAKEn_M2	/ ACODEC_DAC_CLK	/ GPIO1_A3_D
I2S1_SCLK_RX_M0	/ UART4_RX_M0	/ PDM_CLK1_M0	/ SPDIF_TX_M0		/ GPIO1_A4_D
I2S1_LRCK_TX_M0	/ UART4_RTSn_M0	/ SCR_RST	/ PCIE30X1_CLKREQn_M2	/ ACODEC_DAC_SYNC	/ GPIO1_A5_D
I2S1_LRCK_RX_M0	/ UART4_TX_M0	/ PDM_CLK0_M0	/ AUDIOPWM_ROUT_P		/ GPIO1_A6_D
I2S1_SDO0_M0	/ UART4_CTSn_M0	/ SCR_DET	/ AUDIOPWM_ROUT_N	/ ACODEC_DAC_DATA1	/ GPIO1_A7_D
I2S1_SDO1_M0	/ I2S1_SDI3_M0	/ PDM_SDI3_M0	/ PCIE20_CLKREQn_M2	/ ACODEC_DAC_DATA0	/ GPIO1_B0_D
I2S1_SDO2_M0	/ I2S1_SDI2_M0	/ PDM_SDI2_M0	/ PCIE20_WAKEn_M2	/ ACODEC_ADC_SYNC	/ GPIO1_B1_D
I2S1_SDO3_M0	/ I2S1_SDI1_M0	/ PDM_SDI1_M0	/ PCIE20_PERSTn_M2		/ GPIO1_B2_D
	I2S1_SDI0_M0	/ PDM_SDI0_M0			/ GPIO1_B3_D


VCCIO1



VCCIO_ACODEC



VCCIO_ACODEC




Default:RK809+PDM MIC
S1900=ON
S1901=OFF

Note:


Caps of between dashed green lines and U1000
should be placed under the U1000 package

Guohua Jianye Electronic Technology Co., Ltd.


Project:				
File:				
Date:	Friday, June 2, 2023	Rev:		
Designed by:	<designer>	Reviewed by:	<Checker>	Sheet: 11 of 99




Guchua Jianye Electronic Technology Co., Ltd.			
Project:			
File:			
Date:	Friday, June 2, 2023	Rev:	
Designed by:	<designer>	Reviewed by:	<Checker>
Sheet:	11	of	99




PMIC RK809 DCDC




PMIC RK809 Managerment







PMIC RK809 LDO





PMIC RK809 CODEC




Guchua Jianye Electronic Technology Co., Ltd.			
Project:			
File:			
Date:	Friday, June 2, 2023	Rev:	
Designed by:	<designer>	Reviewed by:	<Checker>
Sheet:	11	of	99









Guchua Jianye Electronic Technology Co., Ltd.				
Project:				
File:				
Date:	Friday, June 2, 2023	Rev:		
Designed by:	<designer>	Reviewed by:	<Checker>	Sheet: 11 of 99

